LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier

National Semiconductor

## LF412 Low Offset, Low Drift Dual JFET Input Operational Amplifier


#### **General Description**

These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input offset voltage drift. They require low supply current yet maintain a large gain bandwidth product and fast slew rate. In addition, well matched high voltage JFET input devices provide very low input bias and offset currents. LF412 dual is pin compatible with the LM1558, allowing designers to immediately upgrade the overall performance of existing designs.

These amplifiers may be used in applications such as high speed integrators, fast D/A converters, sample and hold circuits and many other circuits requiring low input offset voltage and drift, low input bias current, high input impedance, high slew rate and wide bandwidth.


## Features

- Internally trimmed offset voltage: 1 mV (max)
- Input offset voltage drift: 10 µV/°C (max)
- Low input bias current: 50 pA
- Low input noise current: 0.01 pA/√Hz
- Wide gain bandwidth: 3 MHz (min)
- High slew rate: 10V/µs (min)
- Low supply current: 1.8 mA/Amplifier
- High input impedance:  $10^{12}\Omega$
- Low total harmonic distortion  $A_V$ =10,: ≤0.02%  $R_L$ =10k,  $V_O$ =20 Vp-p, BW=20 Hz-20 kHz
- Low 1/f noise corner: 50 Hz
- Fast settling time to 0.01%: 2 μs



BI-FET II™ is a trademark of National Semiconductor Corporation.

© 1999 National Semiconductor Corporation DS005656



#### Absolute Maximum Ratings (Note 2)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications. (Note 11)

	LF412A	LF412		H Package	N Package
Supply Voltage	±22V	±18V	T <sub>i</sub> max	150°C	115°C
Differential Input Voltage	±38V	±30V	θ <sub>iA</sub> (Typical)	152°C/W	115°C/W
Input voltage Range			Operating Temp. Range	(Note 6)	(Note 6)
(Note 3)	±19V	±15V	Storage Temp.	$-65^{\circ}C \le T_A \le 150^{\circ}C$	–65°C≤T <sub>A</sub> ≤150°C
Output Short Circuit			Range		
Duration (Note 4)	Continuous	Continuous	Lead Temp.		
Power Dissipation	H Package	N Package	(Soldering, 10 sec.) ESD Tolerance	260°C	260°C
(Note 12)	(Note 5)	670 mW	(Note 13)	1700V	1700V

## **DC Electrical Characteristics**

(Note 7)

Symbol	Parameter Conditions		LF412A			LF412			Units	
				Min	Тур	Max	Min	Тур	Max	
Vos	Input Offset Voltage	R <sub>S</sub> =10 kΩ, T <sub>A</sub> =25°C			0.5	1.0		1.0	3.0	mV
$\Delta V_{OS} / \Delta T$	Average TC of Input	R <sub>s</sub> =10 kΩ (Note 8)			7	10		7	20	µV/°C
	Offset Voltage									
I <sub>os</sub>	Input Offset Current	V <sub>S</sub> =±15V	T <sub>j</sub> =25°C		25	100		25	100	pА
		(Notes 7, 9)	T <sub>j</sub> =70°C			2			2	nA
			T <sub>j</sub> =125°C			25			25	nA
I <sub>B</sub>	Input Bias Current	V <sub>S</sub> =±15V	T <sub>j</sub> =25°C		50	200		50	200	pА
		(Notes 7, 9)	T <sub>j</sub> =70°C			4			4	nA
			T <sub>j</sub> =125°C			50			50	nA
R <sub>IN</sub>	Input Resistance	T <sub>j</sub> =25°C			10 <sup>12</sup>			10 <sup>12</sup>		Ω
A <sub>VOL</sub>	Large Signal Voltage	V <sub>s</sub> =±15V, V <sub>o</sub> =±10V	,	50	200		25	200		V/mV
	Gain	R <sub>L</sub> =2k, T <sub>A</sub> =25°C								
		Over Temperature		25	200		15	200		V/mV
Vo	Output Voltage Swing	V <sub>S</sub> =±15V, R <sub>L</sub> =10k		±12	±13.5		±12	±13.5		V
V <sub>CM</sub>	Input Common-Mode			±16	+19.5		±11	+14.5		V
	Voltage Range				-16.5			-11.5		V
CMRR	Common-Mode	R <sub>s</sub> ≤10k		80	100		70	100		dB
	Rejection Ratio									
PSRR	Supply Voltage	(Note 10)		80	100		70	100		dB
	Rejection Ratio									
ls	Supply Current	$V_{O} = 0V, R_{I} = \infty$			3.6	5.6		3.6	6.5	mA

Note 2: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits.

# AC Electrical Characteristics

Symbol	Parameter	er Conditions	LF412A			LF412			Units
			Min	Тур	Max	Min	Тур	Max	
	Amplifier to Amplifier	T <sub>A</sub> =25°C, f=1 Hz-20 kHz		-120			-120		dB
	Coupling	(Input Referred)							
SR	Slew Rate	V <sub>S</sub> =±15V, T <sub>A</sub> =25°C	10	15		8	15		V/µs
GBW	Gain-Bandwidth Product	V <sub>S</sub> =±15V, T <sub>A</sub> =25°C	3	4		2.7	4		MHz

#### AC Electrical Characteristics (Continued)

•

Symbol Parameter		Conditions		LF412A			LF412	Units	
			Min	Тур	Max	Min	Тур	Max	
e <sub>n</sub>	Equivalent Input Noise	T <sub>A</sub> =25°C, R <sub>S</sub> =100Ω,		25			25		nV/√Hz
	Voltage	f=1 kHz							
i <sub>n</sub>	Equivalent Input Noise	T <sub>A</sub> =25°C, f=1 kHz		0.01			0.01		pA/√Hz
	Current								ра∕√пz

Note 3: Unless otherwise specified the absolute maximum negative input voltage is equal to the negative power supply voltage

Note 4: Any of the amplifier outputs can be shorted to ground indefinitely, however, more than one should not be simultaneously shorted as the maximum junction temperature will be exceeded.

Note 5: For operating at elevated temperature, these devices must be derated based on a thermal resistance of  $\theta_{iA}$ .

Note 6: These devices are available in both the commercial temperature range  $0^{\circ}C \leq T_A \leq 70^{\circ}C$  and the military temperature range  $-55^{\circ}C \leq T_A \leq 125^{\circ}C$ . The temperature range is designated by the position just before the package type in the device number. A "C" indicates the commercial temperature range and an "M" indicates the military temperature range. The military temperature range is available in "H" package only. In all cases the maximum operating temperature is limited by internal junction temperature T<sub>1</sub> max.

Note 7: Unless otherwise specified, the specifications apply over the full temperature range and for  $V_S=\pm 20V$  for the LF412A and for  $V_S=\pm 15V$  for the LF412.  $V_{OS}$ , I<sub>B</sub>, and I<sub>OS</sub> are measured at  $V_{CM}=0$ .

Note 8: The LF412A is 100% tested to this specification. The LF412 is sample tested on a per amplifier basis to insure at least 85% of the amplifiers meet this specification.

Note 9: The input bias currents are junction leakage currents which approximately double for every 10°C increase in the junction temperature,  $T_j$ . Due to limited production test time, the input bias currents measured are correlated to junction temperature. In normal operation the junction temperature rises above the ambient temperature as a result of internal power dissipation,  $P_D$ .  $T_j=T_A+\theta_jA$ ,  $P_D$  where  $\theta_{jA}$  is the thermal resistance from junction to ambient. Use of a heat sink is recommended if input bias current is to be kept to a minimum.


Note 10: Supply voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously in accordance with common practice.  $V_S = \pm 6V$  to  $\pm 15V$ .

Note 11: Refer to RETS412X for LF412MH and LF412MJ military specifications.

Note 12: Max. Power Dissipation is defined by the package characteristics. Operating the part near the Max. Power Dissipation may cause the part to operate outside guaranteed limits.


Note 13: Human body model, 1.5 k $\Omega$  in series with 100 pF.


### **Typical Performance Characteristics**




www.national.com

4





6



#### **Application Hints**

The LF412 series of JFET input dual op amps are internally trimmed (BI-FET II<sup>TM</sup>) providing very low input offset voltages and guaranteed input offset voltage drift. These JFETs have large reverse breakdown voltages from gate to source and drain eliminating the need for clamps across the inputs. Therefore, large differential input voltages can easily be accommodated without a large increase in input current. The maximum differential input voltage is independent of the supply voltages. However, neither of the input voltages should be allowed to exceed the negative supply as this will cause large currents to flow which can result in a destroyed unit.

Exceeding the negative common-mode limit on either input will cause a reversal of the phase to the output and force the amplifier output to the corresponding high or low state.

Exceeding the negative common-mode limit on both inputs will force the amplifier output to a high state. In neither case does a latch occur since raising the input back within the common-mode range again puts the input stage and thus the amplifier in a normal operating mode.

Exceeding the positive common-mode limit on a single input will not change the phase of the output, however, if both inputs exceed the limit, the output of the amplifier may be forced to a high state.

The amplifiers will operate with a common-mode input voltage equal to the positive supply; however, the gain bandwidth and slew rate may be decreased in this condition. When the negative common-mode voltage swings to within 3V of the negative supply, an increase in input offset voltage may occur. Each amplifier is individually biased by a zener reference which allows normal circuit operation on  $\pm 6.0V$  power supplies. Supply voltages less than these may result in lower gain bandwidth and slew rate.

The amplifiers will drive a 2 k\Omega load resistance to ±10V over the full temperature range. If the amplifier is forced to drive heavier load currents, however, an increase in input offset voltage may occur on the negative voltage swing and finally reach an active current limit on both positive and negative swings.

Precautions should be taken to ensure that the power supply for the integrated circuit never becomes reversed in polarity or that the unit is not inadvertently installed backwards in a socket as an unlimited current surge through the resulting forward diode within the IC could cause fusing of the internal conductors and result in a destroyed unit.

As with most amplifiers, care should be taken with lead dress, component placement and supply decoupling in order to ensure stability. For example, resistors from the output to an input should be placed with the body close to the input to minimize "pick-up" and maximize the frequency of the feedback pole by minimizing the capacitance from the input to ground.


A feedback pole is created when the feedback around any amplifier is resistive. The parallel resistance and capacitance from the input of the device (usually the inverting input) to AC ground set the frequency of the pole. In many instances the frequency of this pole is much greater than the expected 3 dB frequency of the closed loop gain and consequently there is negligible effect on stability margin. However, if the feedback pole is less than approximately 6 times the ex-

## Application Hints (Continued)

pected 3 dB frequency a lead capacitor should be placed from the output to the input of the op amp. The value of the


## **Typical Application**


added capacitor should be such that the RC time constant of this capacitor and the resistance it parallels is greater than or equal to the original feedback pole time constant.




DS005656-31

#### **Detailed Schematic**







10

	Note	es		
LIFE SUPPORT POLICY				
NATIONAL'S PRODUCTS ARE DEVICES OR SYSTEMS WITH SEMICONDUCTOR CORPORA	IOUT THE EXPRESS WRITT			
<ol> <li>Life support devices or sy systems which, (a) are intending into the body, or (b) support whose failure to perform we accordance with instructions labeling, can be reasonably significant injury to the user.</li> </ol>	ded for surgical implant ort or sustain life, and /hen properly used in for use provided in the	support can be the life	device or system wireasonably expected	y component of a life hose failure to perform to cause the failure of system, or to affect its
National Semiconductor Corporation Americas Tel: 1-800-272-9959 Fax: 1-800-737-7018 Email: support@nsc.com	National Semiconductor           Europe         Fax: +49 (0) 1 80-530 85 86           Email: europe.support@nsc.com           Deutsch Tei: +49 (0) 1 80-530 85 85           English Tei: +49 (0) 1 80-532 78 32           Français Tei: +49 (0) 1 80-532 73 58           Italiano Tei: +49 (0) 1 80-534 16 80	As Re Te Fa	ational Semiconductor sia Pacific Customer sponse Group sl: 65-2544466 w: 65-254466 nail: sea.support@nsc.com	National Semiconductor Japan Ltd. Tel: 81-3-5639-7560 Fax: 81-3-5639-7507

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.