CY8C24094, CY8C24794, CY8C24894, and CY8C24994



Features

CY8C24894 includes an XRES pin to support In-System Serial Programming (ISSP) and external reset control

Powerful Harvard Architecture Processor

- M8C Processor Speeds to 24 MHz
- Two 8x8 Multiply, 32-Bit Accumulate
- Low Power at High Speed
- 3.0 to 5.25V Operating Voltage
- Industrial Temperature Range: -40°C to +85°C
- USB Temperature Range: -10°C to +85°C

Advanced Peripherals (PSoC Blocks)

- 6 Rail-to-Rail Analog PSoC Blocks Provide:
 - Up to 14-Bit ADCs
 - Up to 9-Bit DACs
 - Programmable Gain Amplifiers
- Programmable Filters and Comparators ■ 4 Digital PSoC Blocks Provide:
- 8- to 32-Bit Timers, Counters, and PWMs
 - CRC and PRS Modules
 - Full-Duplex UART
 - Multiple SPI™ Masters or Slaves
 - Connectable to all GPIO Pins
- Complex Peripherals by Combining Blocks
- Capacitive Sensing Application Capability

■ Full-Speed USB (12 Mbps)

- Four Uni-Directional Endpoints
- One Bi-Directional Control Endpoint
- USB 2.0 Compliant
- □ Dedicated 256 Byte Buffer
- No External Crystal Required

■ Flexible On-Chip Memory

- 16K Flash Program Storage 50,000 Erase/ Write Cycles
- 1K SRAM Data Storage
- In-System Serial Programming (ISSP)
- Partial Flash Updates
- Flexible Protection Modes
- EEPROM Emulation in Flash

■ Programmable Pin Configurations

- 25 mA Sink on all GPIO
- Pull up, Pull down, High Z, Strong, or Open Drain Drive Modes on all GPIO
- Up to 48 Analog Inputs on GPIO
- Two 33 mA Analog Outputs on GPIO
- Configurable Interrupt on all GPIO

■ Precision, Programmable Clocking


- ☐ Internal ±4% 24/48 MHz Oscillator
- ☐ Internal Oscillator for Watchdog and Sleep
- .25% Accuracy for USB with no External Components

■ Additional System Resources

- $\hfill\Box$ $\hfill\hfill$ $\hfill\hfill$ $\hfill\hfill$ Slave, Master, and Multi-Master to 400 kHz
- Watchdog and Sleep Timers
- User-Configurable Low Voltage Detection
- Integrated Supervisory Circuit
- On-Chip Precision Voltage Reference

■ Complete Development Tools

- ☐ Free Development Software (PSoC Designer™
- Full-Featured, In-Circuit Emulator and Programmer
- Full Speed Emulation
- Complex Breakpoint Structure
- 128K Bytes Trace Memory



PSoC® Functional Overview

The PSoC® family consists of many Mixed-Signal Array with On-Chip Controller devices. All PSoC family devices are designed to replace traditional MCUs, system ICs, and the numerous discrete components that surround them. The PSoC CY8C24x94 devices are unique members of the PSoC family because it includes a full-featured, full-speed (12 Mbps) USB port. Configurable analog, digital, and interconnect circuitry enable a high level of integration in a host of industrial, consumer, and communication applications.

This architecture allows the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast CPU, Flash program memory, SRAM data memory, and configurable IO are included in a range of convenient pinouts and packages.

The PSoC architecture, as illustrated on the left, is comprised of four main areas: PSoC Core, Digital System, Analog System, and System Resources including a full-speed USB port. Configurable global busing allows all the device resources to be combined into a complete custom system. The PSoC CY8C24x94 devices can have up to seven IO ports that connect to the global digital and analog interconnects, providing access to 4 digital blocks and 6 analog blocks.

The PSoC Core

The PSoC Core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO (General Purpose IO).

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four MIPS 8-bit Harvard architecture microprocessor. The CPU utilizes an interrupt controller with up to 20 vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included Sleep and Watch Dog Timers (WDT).

Memory encompasses 16K of Flash for program storage, 1K of SRAM for data storage, and up to 2K of EEPROM emulated using the Flash. Program Flash utilizes four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24 MHz IMO (internal main oscillator) accurate to 8% over temperature and voltage. The 24 MHz IMO can also be doubled to 48 MHz for use by the digital system. A low power 32 kHz ILO (internal low speed oscillator) is provided for the Sleep timer and WDT. The clocks, together with programmable clock dividers (as a System Resource), provide the flexibility to integrate almost any timing requirement into the PSoC device. In USB systems, the IMO will self-tune to $\pm\,0.25\%$ accuracy for USB communication.

PSoC GPIOs provide connection to the CPU, digital and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt on high level, low level, and change from last read.

The Digital System

The Digital System is composed of 4 digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8, 16, 24, and 32-bit peripherals, which are called user module references.

Digital System Block Diagram



Digital peripheral configurations include those listed below.

- Full-Speed USB (12 Mbps)
- PWMs (8 to 32 bit)
- PWMs with Dead band (8 to 24 bit)
- Counters (8 to 32 bit)
- Timers (8 to 32 bit)
- UART 8 bit with selectable parity
- SPI master and slave
- I2C slave and multi-master
- Cyclical Redundancy Checker/Generator (8 to 32 bit)
- IrDA
- Pseudo Random Sequence Generators (8 to 32 bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows you the optimum choice of system resources for your application. Family resources are shown in the table titled PSoC Device Characteristics.


The Analog System

The Analog System is composed of 6 configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the more common PSoC analog functions (most available as user modules) are listed below.

- Analog-to-digital converters (up to 2, with 6- to 14-bit resolution, selectable as Incremental, Delta Sigma, and SAR)
- Filters (2 and 4 pole band-pass, low-pass, and notch)
- Amplifiers (up to 2, with selectable gain to 48x)
- Instrumentation amplifiers (1 with selectable gain to 93x)
- Comparators (up to 2, with 16 selectable thresholds)
- DACs (up to 2, with 6- to 9-bit resolution)
- Multiplying DACs (up to 2, with 6- to 9-bit resolution)
- High current output drivers (two with 30 mA drive as a PSoC Core Resource)
- 1.3V reference (as a System Resource)
- DTMF Dialer
- Modulators
- Correlators
- Peak Detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one CT (Continuous Time) and two SC (Switched Capacitor) blocks, as shown in the figure below.

Analog System Block Diagram



The Analog Multiplexer System

The Analog Mux Bus can connect to every GPIO pin in ports 0-5. Pins can be connected to the bus individually or in any combination. The bus also connects to the analog system for analysis with comparators and analog-to-digital converters. It can be split into two sections for simultaneous dual-channel processing. An additional 8:1 analog input multiplexer provides a second path to bring Port 0 pins to the analog array.

Switch control logic enables selected pins to precharge continuously under hardware control. This enables capacitive measurement for applications such as touch sensing. Other multiplexer applications include:

- Track pad, finger sensing.
- Chip-wide mux that allows analog input from up to 48 IO pins.
- Crosspoint connection between any IO pin combinations.

When designing capacitive sensing applications, refer to the latest signal-to-noise signal level requirements Application Notes, which can be found under http://www.cypress.com >> DESIGN RESOURCES >> Application Notes. In general, and unless otherwise noted in the relevant Application Notes, the minimum signal-to-noise ratio (SNR) for CapSense applications is 5:1.

Additional System Resources

System Resources, provide additional capability useful to complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power on reset. Brief statements describing the merits of each resource follow.

- Full-Speed USB (12 Mbps) with 5 configurable endpoints and 256 bytes of RAM. No external components required except two series resistors. Wider than commercial temperature USB operation (-10°C to +85°C).
- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- Two multiply accumulates (MACs) provide fast 8-bit multipliers with 32-bit accumulate, to assist in both general math as well as digital filters.
- Decimator provides a custom hardware filter for digital signal processing apps. including creation of Delta Sigma ADCs.
- The I2C module provides 100 and 400 kHz communication over two wires. Slave, master, multi-master are supported.
- Low Voltage Detection (LVD) interrupts signal the application of falling voltage levels, while the advanced POR (Power On Reset) circuit eliminates the need for a system supervisor.
- An internal 1.3V reference provides an absolute reference for the analog system, including ADCs and DACs.
- Versatile analog multiplexer system.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have 16, 8, or 4 digital blocks and 12, 6, or 4 analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this data sheet is shown in the highlighted row of the table

PSoC Device Characteristics

PSoC Part Number	Digital IO	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66	up to 64	4	16	12	4	4	12	2K	32K
CY8C27x43	up to 44	2	8	12	4	4	12	256 Bytes	16K
CY8C24x94	56	1	4	48	2	2	6	1K	16K
CY8C24x23A	up to 24	1	4	12	2	2	6	256 Bytes	4K
CY8C21x34	up to 28	1	4	28	0	2	4 ^a	512 Bytes	8K
CY8C21x23	16	1	4	8	0	2	4 ^a	256 Bytes	4K
CY8C20x34	up to 28	0	0	28	0	0	3 ^b	512 Bytes	8K

a. Limited analog functionality.

Getting Started

The quickest path to understanding the PSoC silicon is by reading this data sheet and using the PSoC Designer Integrated Development Environment (IDE). This data sheet is an overview of the PSoC integrated circuit and presents specific pin, register, and electrical specifications. For in-depth information, along with detailed programming information, reference the PSoC Mixed-Signal Array Technical Reference Manual.

For up-to-date Ordering, Packaging, and Electrical Specification information, reference the latest PSoC device data sheets on the web at http://www.cypress.com/psoc.

To determine which PSoC device meets your requirements, navigate through the PSoC Decision Tree in the Application Note AN2209 at http://www.cypress.com and select Application Notes under the Design Resources.

Development Kits

Development Kits are available from the following distributors: Digi-Key, Avnet, Arrow, and Future. The Cypress Online Store contains development kits, **C** compilers, and all accessories for PSoC development. Go to the Cypress Online Store web site at http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click *PSoC (Programmable System-on-Chip)* to view a current list of available items.

Technical Training Modules

Free PSoC technical training modules are available for users new to PSoC. Training modules cover designing, debugging, advanced analog and CapSense. Go to http://www.cypress.com/techtrain.

Consultants

Certified PSoC Consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC Consultant go to http://www.cypress.com, click on Design Support located on the left side of the web page, and select CYPros Consultants.

Technical Support

PSoC application engineers take pride in fast and accurate response. They can be reached with a 4-hour guaranteed response at http://www.cypress.com/support/login.cfm.

Application Notes

A long list of application notes will assist you in every aspect of your design effort. To view the PSoC application notes, go to the http://www.cypress.com web site and select Application Notes under the Design Resources list located in the center of the web page. Application notes are listed by date as default.


b. Two analog blocks and one CapSense.

Development Tools

PSoC Designer is a Microsoft® Windows-based, integrated development environment for the Programmable System-on-Chip (PSoC) devices. The PSoC Designer IDE and application runs on Windows NT 4.0, Windows 2000, Windows Millennium (Me), or Windows XP. (Reference the PSoC Designer Functional Flow diagram below.)

PSoC Designer helps the customer to select an operating configuration for the PSoC, write application code that uses the PSoC, and debug the application. This system provides design database management by project, an integrated debugger with In-Circuit Emulator, in-system programming support, and the CYASM macro assembler for the CPUs.

PSoC Designer also supports a high-level C language compiler developed specifically for the devices in the family.



PSoC Designer Subsystems

PSoC Designer Software Subsystems

Device Editor

The Device Editor subsystem allows the user to select different onboard analog and digital components called user modules using the PSoC blocks. Examples of user modules are ADCs, DACs, Amplifiers, and Filters.

The device editor also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic configuration allows for changing configurations at run time.

PSoC Designer sets up power-on initialization tables for selected PSoC block configurations and creates source code for an application framework. The framework contains software to operate the selected components and, if the project uses more than one operating configuration, contains routines to switch between different sets of PSoC block configurations at run time. PSoC Designer can print out a configuration sheet for a given project configuration for use during application programming in conjunction with the Device Data Sheet. Once the framework is generated, the user can add application-specific code to flesh out the framework. It's also possible to change the selected components and regenerate the framework.

Design Browser

The Design Browser allows users to select and import preconfigured designs into the user's project. Users can easily browse a catalog of preconfigured designs to facilitate time-to-design. Examples provided in the tools include a 300-baud modem, LIN Bus master and slave, fan controller, and magnetic card reader.

Application Editor

In the Application Editor you can edit your C language and Assembly language source code. You can also assemble, compile, link, and build.

Assembler. The macro assembler allows the assembly code to be merged seamlessly with C code. The link libraries automatically use absolute addressing or can be compiled in relative mode, and linked with other software modules to get absolute addressing.

C Language Compiler. A C language compiler is available that supports the PSoC family of devices. Even if you have never worked in the C language before, the product quickly allows you to create complete C programs for the PSoC family devices.

The embedded, optimizing C compiler provides all the features of C tailored to the PSoC architecture. It comes complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

The PSoC Designer Debugger subsystem provides hardware in-circuit emulation, allowing the designer to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow the designer to read and program and read and write data memory, read and write IO registers, read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows the designer to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help for the user. Designed for procedural and quick reference, each functional subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an Online Support Forum to aid the designer in getting started.

Hardware Tools

In-Circuit Emulator

A low cost, high functionality ICE (In-Circuit Emulator) is available for development support. This hardware has the capability to program single devices.

The emulator consists of a base unit that connects to the PC by way of a USB port. The base unit is universal and will operate with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full speed (24 MHz) operation.

Designing with User Modules

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions. Each block has several registers that determine its function and connectivity to other blocks, multiplexers, buses and to the IO pins. Iterative development cycles permit you to adapt the hardware as well as the software. This substantially lowers the risk of having to select a different part to meet the final design requirements.


To speed the development process, the PSoC Designer Integrated Development Environment (IDE) provides a library of pre-built, pre-tested hardware peripheral functions, called "User Modules." User modules make selecting and implementing peripheral devices simple, and come in analog, digital, and mixed signal varieties. The standard User Module library contains over 50 common peripherals such as ADCs, DACs Timers, Counters, UARTs, and other not-so common peripherals such as DTMF Generators and Bi-Quad analog filter sections.

Each user module establishes the basic register settings that implement the selected function. It also provides parameters that allow you to tailor its precise configuration to your particular application. For example, a Pulse Width Modulator User Module configures one or more digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. User modules also provide tested software to cut your development time. The user module application programming interface (API) provides highlevel functions to control and respond to hardware events at run-time. The API also provides optional interrupt service routines that you can adapt as needed.

The API functions are documented in user module data sheets that are viewed directly in the PSoC Designer IDE. These data sheets explain the internal operation of the user module and provide performance specifications. Each data sheet describes the use of each user module parameter and documents the setting of each register controlled by the user module.

The development process starts when you open a new project and bring up the Device Editor, a graphical user interface (GUI) for configuring the hardware. You pick the user modules you need for your project and map them onto the PSoC blocks with point-and-click simplicity. Next, you build signal chains by interconnecting user modules to each other and the IO pins. At this stage, you also configure the clock source connections and enter parameter values directly or by selecting values from drop-down menus. When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Application" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the high-level user module API functions.

User Module/Source Code Development Flows



The next step is to write your main program, and any sub-routines using PSoC Designer's Application Editor subsystem. The Application Editor includes a Project Manager that allows you to open the project source code files (including all generated code files) from a hierarchal view. The source code editor provides syntax coloring and advanced edit features for both C and assembly language. File search capabilities include simple string searches and recursive "grep-style" patterns. A single mouse click invokes the Build Manager. It employs a professional-strength "makefile" system to automatically analyze all file dependencies and run the compiler and assembler as necessary. Project-level options control optimization strategies used by the compiler and linker. Syntax errors are displayed in a console window. Double clicking the error message takes you directly to the offending line of source code. When all is correct, the linker builds a HEX file image suitable for programming.

The last step in the development process takes place inside the PSoC Designer's Debugger subsystem. The Debugger downloads the HEX image to the In-Circuit Emulator (ICE) where it runs at full speed. Debugger capabilities rival those of systems costing many times more. In addition to traditional single-step, run-to-breakpoint and watch-variable features, the Debugger provides a large trace buffer and allows you define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.

Document Conventions

Acronyms Used

The following table lists the acronyms that are used in this document.

Acronym	Description
AC	alternating current
ADC	analog-to-digital converter
API	application programming interface
CPU	central processing unit
СТ	continuous time
DAC	digital-to-analog converter
DC	direct current
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
FSR	full scale range
GPIO	general purpose IO
GUI	graphical user interface
HBM	human body model
ICE	in-circuit emulator
ILO	internal low speed oscillator
IMO	internal main oscillator
Ю	input/output
IPOR	imprecise power on reset
LSb	least-significant bit
LVD	low voltage detect
MSb	most-significant bit
PC	program counter
PLL	phase-locked loop
POR	power on reset
PPOR	precision power on reset
PSoC®	Programmable System-on-Chip™
PWM	pulse width modulator
SC	switched capacitor
SRAM	static random access memory

Units of Measure

A units of measure table is located in the Electrical Specifications section. Table 3-1 on page 22 lists all the abbreviations used to measure the PSoC devices.

Numeric Naming

Hexidecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexidecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (e.g., 01010100b' or '01000011b'). Numbers not indicated by an 'h' or 'b' are decimal.

Table of Contents

For an in depth discussion and more information on your PSoC device, obtain the *PSoC Mixed-Signal Array Technical Reference Manual*. This document encompasses and is organized into the following chapters and sections.

1.	Pin In	formation	9
	1.1	56-Pin Part Pinout	9
	1.2	56-Pin Part Pinout (with XRES)	10
	1.3	68-Pin Part Pinout	11
	1.4	68-Pin Part Pinout (On-Chip Debug)	12
	1.5	100-Ball VFBGA Part Pinout	13
	1.6	100-Ball VFBGA Part Pinout (On-Chip Debug)	
	1.7	100-Pin Part Pinout (On-Chip Debug)	17
2.	Reais	ter Reference	19
	2.1	Register Conventions	
		2.1.1 Abbreviations Used	
	2.2	Register Mapping Tables	
3.	Flectr	ical Specifications	22
٥.	3.1	Absolute Maximum Ratings	
	3.2	Operating Temperature	
	3.3	DC Electrical Characteristics	
	0.0	3.3.1 DC Chip-Level Specifications	
		3.3.2 DC General Purpose IO Specifications	
		3.3.3 DC Full-Speed USB Specifications	
		3.3.4 DC Operational Amplifier Specifications	
		3.3.5 DC Low Power Comparator Specifications	
		3.3.6 DC Analog Output Buffer Specifications	27
		3.3.7 DC Analog Reference Specifications	
		3.3.8 DC Analog PSoC Block Specifications	
		3.3.9 DC POR and LVD Specifications	
		3.3.10 DC Programming Specifications	
	3.4	AC Electrical Characteristics	
		3.4.1 AC Chip-Level Specifications	
		3.4.2 AC General Purpose IO Specifications	
		3.4.4 AC Operational Amplifier Specifications	
		3.4.5 AC Low Power Comparator Specifications	
		3.4.6 AC Digital Block Specifications	
		3.4.7 AC External Clock Specifications	
		3.4.8 AC Analog Output Buffer Specifications	36
		3.4.9 AC Programming Specifications	37
		3.4.10 AC I2C Specifications	
4.	Packa	iging Information	39
	4.1	Packaging Dimensions	
	4.2	Thermal Impedance	
	4.3	Solder Reflow Peak Temperature	
-	DI	•	
5.		opment Tool Selection	
	5.1	Software	
		5.1.1 PSoC Designer	
		5.1.3 PSoC Programmer	
		5.1.4 CY3202-C iMAGEcraft C Compiler	43
	5.2	Development Kits	
		5.2.1 CY3215-DK Basic Development Kit	
		5.2.2 CY3210-ExpressDK Development Kit	
	5.3	Evaluation Tools	44
		5.3.1 CY3210-MiniProg1	
		5.3.2 CY3210-PSoCEval1	44
		5.3.3 CY3214-PSoCEvalUSB	
	5.4	Device Programmers	
		5.4.1 CY3216 Modular Programmer	44
	5.5	5.4.2 CY3207ISSP In-System Serial Programmer (ISSP) Accessories (Emulation and Programming)	
	5.6	3rd-Party Tools	
	5.7	Build a PSoC Emulator into Your Board	
_			
6.		ing Information	
	6.1	Ordering Code Definitions	46
7.	Sales	and Company Information	47
	7.1	Revision History	
	7.2	Copyrights and Code Protection	

1. Pin Information



This chapter describes, lists, and illustrates the CY8C24x94 PSoC device family pins and pinout configuration.

The CY8C24x94 PSoC devices are available in the following packages, all of which are shown on the following pages. Every port pin (labeled with a "P") is capable of Digital IO. However, Vss, Vdd, and XRES are not capable of Digital IO.

1.1 56-Pin Part Pinout

Table 1-1. 56-Pin Part Pinout (QFN**) See LEGEND details and footnotes in Table 1-2 on page 10.

No. Digital Analog	Pin	Ту	ре	Name	Description				CY8	C24794 56-Pin PSoC Device				
Fig.					·					~ ~				
Fig.					·					Σ <u>΄</u> Σ ΣΣΣΣ				
Fig.					Direct switched capacitor block input.				_					
Fig.									2],N	71, N 71, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1, 1				
Fig.									2[(22 / SS /				
7														
R								M Dorol	8 8	8289284444				
New Price										The state of the s				
No No No No No No No No	_						Α, Ι,							
10	_					ļ								
12 O						ļ								
12 10 M						ļ				The state of the s				
13 10 M F5 3								M,P3[7]	7					
14 10 M										· ·				
16					100.0	ļ		M,P3[3]	9					
17					` ,					The state of the s				
18					I2C Serial Data (SDA).									
19					100 0 1 1 01 1 (001) 1000 001 (4	ļ								
Section Sect					, , , , , , , , , , , , , , , , , , ,			M P5[1]						
Supply voltage		_			Ground connection.			Wi,i O[i]	# £	6 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8				
Power Vdd Supply voltage. Supply voltage. Su														
27			_	_	Constitution				Ξ	© E E S 4 4 9 E O O O O O O O				
27			wer		Supply voltage.	ł			7	Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z				
27									નું :	P, Z,				
27					100 C:-I D-t- (CDA) 100D CDATA*	ł			Ö	S				
27					12C Seriai Data (SDA), 1SSP SDATA".				72	120, 120				
28						ł			≥ ;	Σ Σ Σ				
Pin Type Name Description Pin No. Digital Analog Name Name														
No. Digital Analog Name Description						D:	т.			T				
31 IO M P5[4]									Name	Description				
32 IO M P5[6] 45 IO I, M P0[0] Analog column mux input. 33 IO M P3[0] 46 IO I, M P0[2] Analog column mux input. 34 IO M P3[2] 47 IO I, M P0[4] Analog column mux input VREF. 35 IO M P3[4] 48 IO I, M P0[6] Analog column mux input. 36 IO M P3[6] 49 Power Vdd Supply voltage. 37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. <t< td=""><td></td><td>_</td><td></td><td></td><td></td><td></td><td></td><td></td><td>D3[6]</td><td>External Voltage Reference (VREE) input</td></t<>		_							D3[6]	External Voltage Reference (VREE) input				
33 IO M P3[0] 46 IO I, M P0[2] Analog column mux input. 34 IO M P3[2] 47 IO I, M P0[4] Analog column mux input VREF. 35 IO M P3[4] 48 IO I, M P0[6] Analog column mux input. 36 IO M P3[6] 49 Power Vdd Supply voltage. 37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input,. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>` ' '</td>										` ' '				
34 IO M P3[2] 47 IO I, M P0[4] Analog column mux input VREF. 35 IO M P3[4] 48 IO I, M P0[6] Analog column mux input. 36 IO M P3[6] 49 Power Vdd Supply voltage. 37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input,. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55										·				
35 IO M P3[4] 48 IO I, M P0[6] Analog column mux input. 36 IO M P3[6] 49 Power Vdd Supply voltage. 37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]										Ü				
36 IO M P3[6] 49 Power Vdd Supply voltage. 37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input,. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]							10			·				
37 IO M P4[0] 50 Power Vss Ground connection. 38 IO M P4[2] 51 IO I, M P0[7] Analog column mux input,. 39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	36	IO	М			49	Pov	wer		Supply voltage.				
39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	37	IO	М			50	Pov	wer	Vss	11.7				
39 IO M P4[4] 52 IO IO, M P0[5] Analog column mux input and column output. 40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	38	Ю	М			51	Ю	I, M	P0[7]	Analog column mux input,.				
40 IO M P4[6] 53 IO IO, M P0[3] Analog column mux input and column output. 41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	39	Ю	М			52	Ю	IO, M						
41 IO I, M P2[0] Direct switched capacitor block input. 54 IO I, M P0[1] Analog column mux input. 42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	40	Ю	М			53	Ю	,		· · · · · · · · · · · · · · · · · · ·				
42 IO I, M P2[2] Direct switched capacitor block input. 55 IO M P2[7]	41	Ю	I, M		Direct switched capacitor block input.	54	Ю	I, M	P0[1]	Analog column mux input.				
	42	Ю	I, M		·	55	Ю	М						
43 IO M P2[4] External Analog Ground (AGND) input. 56 IO M P2[5]	43	Ю	М	P2[4]	External Analog Ground (AGND) input.	56	Ю	М	P2[5]					

1.2 56-Pin Part Pinout (with XRES)

Table 1-2. 56-Pin Part Pinout (QFN**)

Pin	Ту	ре	Nama	Description	1			CY8	C24894 56-Pin PSoC Device
No.	Digital	Analog	Name	Description					
1	Ю	I, M	P2[3]	Direct switched capacitor block input.					$\Sigma \stackrel{\checkmark}{\sim} \Sigma \qquad \Sigma \Sigma \Sigma \Sigma$
2	Ю	I, M	P2[1]	Direct switched capacitor block input.					$\overline{}$
3	IO	М	P4[7]						1111 11122
4	Ю	М	P4[5]					[5]	PO[1], PO[3], PO[3], VSS Vdd PO[6], PO[4], PO[4], PO[2], PO[4], PO[6], PO[6],
5	IO	М	P4[3]					P2 P2	P
6	IO	М	P4[1]						55 57 57 57 57 57 57 57 57 57 57 57 57 5
7	IO	М	P3[7]			AIM	P2[3]	299	42 ■ P2[2], A, I, M
8	IO	М	P3[5]				P2[1]		42 P2[2], A, I, M
9	IO	М	P3[3]				P4[7]		40 P4[6], M
10	IO	М	P3[1]				P4[5]		39 = P4[4], M
11	IO	М	P5[7]				P4[3]		38 = P4[2], M
12	IO	М	P5[5]				P4[1]		37 = P4[0], M
13	IO	М	P5[3]			M	P3[7]	= 7	QFN 36 XRES
14	IO	М	P5[1]			M	P3[5]	= 8	(Top View) 35 ■ P3[4], M
15	Ю	М	P1[7]	I2C Serial Clock (SCL).	1	M	P3[3]	9 9	34 P3[2], M
16	IO	М	P1[5]	I2C Serial Data (SDA).		M	P3[1]	= 10	33 ➡ P3[0], M
17	IO	М	P1[3]			M	P5[7]	= 11	32 ■ P5[6], M
18	IO	М	P1[1]	I2C Serial Clock (SCL), ISSP SCLK*.		M,	P5[5]	= 12	31 □ P5[4], M
19	Po	wer	Vss	Ground connection.			P5[3]		30 □ P5[2], M
20	U:	SB	D+			M,	P5[1]	1 4	29 P5[0], M
21	U:	SB	D-					1 15	22 22 22 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25
22	Po	wer	Vdd	Supply voltage.	1				
23	Ю		P7[7]					177	P1(3) P1(1) Vss Vss Vdd Vdd P7(7) P1(0) P1(2) P1(8)
24	IO		P7[0]					 T T	
25	IO	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA*.				SCL	SCL, M,
26	IO	М	P1[2]	7				0 0	2C S
27	IO	М	P1[4]					, I2C	12C
28	Ю	М	P1[6]					ΣΣ	Σ́Σ
									,
29	IO	М	P5[0]		Pin	Ту		Name	Description
30	10	М	P5[2]		No.	Digital		3	·
31	10	M	P5[4]		44	10	M	P2[6]	External Voltage Reference (VREF) input.
32	IO	М	P5[6]		45	10	I, M	P0[0]	Analog column mux input.
33	10	М	P3[0]		46	10	I, M	P0[2]	Analog column mux input.
34	10	М	P3[2]		47	10	I, M	P0[4]	Analog column mux input VREF.
35	IO .	М	P3[4]		48	Ю	I, M	P0[6]	Analog column mux input.
36		put	XRES	Active high external reset with internal pull down.	49	Pov		Vdd	Supply voltage.
37	Ю	М	P4[0]		50	Pov		Vss	Ground connection.
38	Ю	М	P4[2]		51	Ю	I, M	P0[7]	Analog column mux input,.
39	Ю	М	P4[4]		52	Ю	IO, M	P0[5]	Analog column mux input and column output.
40	Ю	М	P4[6]		53	Ю	IO, M	P0[3]	Analog column mux input and column output.
41	Ю	I, M	P2[0]	Direct switched capacitor block input.	54	Ю	I, M	P0[1]	Analog column mux input.
42	Ю	I, M	P2[2]	Direct switched capacitor block input.	55	Ю	М	P2[7]	
43	Ю	М	P2[4]	External Analog Ground (AGND) input.	56	Ю	М	P2[5]	

LEGEND A = Analog, I = Input, O = Output, and M = Analog Mux Input.

^{*} These are the ISSP pins, which are not High Z at POR. See the PSoC Mixed-Signal Array Technical Reference Manual for details.

^{**} The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.

1.3 **68-Pin Part Pinout**

The 68-pin QFN part table and drawing below is for the CY8C24994 PSoC device.

Table 1-3. 68-Pin Part Pinout (QFN**)

				mout (Q1 N)	1		_		400 4 00 PL DO O D			
Pin No.		pe	Name	Description			C	CY8C24994 68-Pin PSoC Device				
1	IO	Analog M	P4[7]		-				A G N D A G N D			
2	10	M	P4[7]		1							
3	10	M	P4[3]		1			₹ ₹	A F A A A A A A A A A A A A A A A A A A			
4	10	M	P4[1]		-			ΣΣ				
5	10	IVI	NC	No connection.	1			2[1]	P2[5] P0[1] P0[5] P0[6] P0[6] P2[6] P2[6]			
6			NC	No connection.	1				<u> </u>			
7	Do				_		M, P4[7]	88 69	888 288 28 28 28 28 28 28 28 28 28 28 28			
8	10	wer M	Vss	Ground connection.	_	1	M, P4[5]	2	50 P4[6], M			
9	10	M	P3[7] P3[5]		1	M, P4[3] = 3			49 P4[4], M			
10	10						M, P4[1] = NC =		48 P4[2], M			
11	10	M M	P3[3]		_		NC NC	5 6	47 P4[0], M 46 XRES			
12	10		P3[1]				Vss 🖿	7	45 N C			
		M	P5[7]		_		M, P3[7]		QFN 44 NC			
13	10	M M	P5[5]		_		M, P3[5] = M, P3[3] =	10	(Top View) 43 = P3[6], M			
			P5[3]		_		M, P3[1] 🗖	11	41 P P3[2], M			
15	10	M	P5[1]	ISC Carial Clask (SCL)	_		M, P5[7]		40 P3[0], M			
16	10	M	P1[7]	I2C Serial Clock (SCL).	_		M, P5[5] = M, P5[3] =		39 P5[6], M			
17	10	M	P1[5]	I2C Serial Data (SDA).	_		M, P5[1]		38 ■ P5[4], M 37 ■ P5[2], M			
18	10	M	P1[3]	100 0 : 101 1 (001) 1000 001 (4	1	I2C SCL,	M, P1[7] 🗖	16	36 P5[0], M			
19	10	М	P1[1]	I2C Serial Clock (SCL) ISSP SCLK*.		I2C SDA, I	M, P1[5] 🗖		32 B B B B B B B B B B B B B B B B B B B			
20		wer	Vss	Ground connection.	1		,					
21		SB	D+					P1[3]	Vss D + 4 O - Vdd			
22		SB	D-		_							
23		wer	Vdd	Supply voltage.	_			ΣΣ	ž ž ž √			
24	10		P7[7]					SCL,	SD A			
25	10		P7[6]					120	<u>5</u> C			
26	10		P7[5]									
27	IO		P7[4]									
28	IO		P7[3]									
29	IO		P7[2]		Pin	Ту		Name	Description			
30	IO		P7[1]		No.	Digital	Analog		'			
31	IO		P7[0]		50	10	M	P4[6]				
32	IO	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA*.	51	10	I,M	P2[0]	Direct switched capacitor block input.			
33	IO	М	P1[2]		52	10	I,M	P2[2]	Direct switched capacitor block input.			
34	Ю	М	P1[4]	Optional External Clock Input (EXT-CLK).	53	Ю	М	P2[4]	External Analog Ground (AGND) input.			
35	Ю	М	P1[6]		54	10	М	P2[6]	External Voltage Reference (VREF) input.			
36	Ю	М	P5[0]		55	IO	I,M	P0[0]	Analog column mux input.			
37	Ю	М	P5[2]		56	10	I,M	P0[2]	Analog column mux input and column output.			
38	Ю	М	P5[4]		57	10	I,M	P0[4]	Analog column mux input and column output.			
39	Ю	М	P5[6]		58	10	I,M	P0[6]	Analog column mux input.			
40	Ю	М	P3[0]		59	Pov	wer	Vdd	Supply voltage.			
41	Ю	М	P3[2]		60	Pov	wer	Vss	Ground connection.			
42	Ю	М	P3[4]		61	10	I,M	P0[7]	Analog column mux input, integration input #1			
43	Ю	М	P3[6]		62	Ю	IO,M	P0[5]	Analog column mux input and column output, integration input #2.			
44			NC	No connection.	63	IO	IO,M	P0[3]	Analog column mux input and column output.			
45			NC	No connection.	64	IO	I,M	P0[1]	Analog column mux input.			
46	In	put	XRES	Active high pin reset with internal pull			P2[7]					
				down.								
47	Ю	М	P4[0]		66	10	М	P2[5]				
		М	P4[2]	<u> </u>	67	10	I,M	P2[3]	Direct switched capacitor block input.			
48 49	IO IO	M	P4[4]		68	IO	I,M	P2[1]	Direct switched capacitor block input.			

LEGENDA = Analog, I = Input, O = Output, NC = No Connection, M = Analog Mux Input.

* These are the ISSP pins, which are not High Z at POR. See the *PSoC Mixed-Signal Array Technical Reference Manual* for details.

^{**} The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.

1.4 68-Pin Part Pinout (On-Chip Debug)

The 68-pin QFN part table and drawing below is for the CY8C24094 On-Chip Debug (OCD) PSoC device. **Note** This part is only used for in-circuit debugging. It is NOT available for production.

Table 1-4. 68-Pin Part Pinout (QFN**)

Pin	Tv	ре			1		CVS	8C24094 68-Pin OCD PSoC Device			
No.		Analog	Name	Description	CY8C		02403	74 00-1 III OOD 1 000 Device			
1	IO	M	P4[7]						<u> </u>		
2	IO	М	P4[5]						VREF		
3	IO	М	P4[3]					ਕ ਕ	P P P P P P P P P P P P P P P P P P P		
4	IO	М	P4[1]					ΣΣΣ	รร์ร์ร์ร์ ร์ร์ร์ร์ร์ร์		
5			OCDE	OCD even data IO.				P2[1], P2[3], P2[5],	P2[7], I P0[1], I P0[1], I P0[3], I P0[5], I P0[6], I P0[6], I P0[6], I P2[6], I P2[6], I P2[6], I		
6			OCDO	OCD odd data output.							
7	Po	wer	Vss	Ground connection.			4(7)	68 67 66	0 4 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6 6		
8	IO	М	P3[7]			M, P M, P			51 P2[0], M, AI 50 P4[6], M		
9	IO	М	P3[5]			M, P	4[3] 3		49 = P4[4], M		
10	IO	М	P3[3]				4[1] = 4		48 P4[2], M		
11	Ю	М	P3[1]				DE = 5		47 P4[0], M 46 XRES		
12	Ю	М	P5[7]				Vss = 7		45 CCLK		
13	Ю	М	P5[5]			M, P:	3[7] = 8		A4 HCLK		
14	Ю	М	P5[3]				3[5] = 9		(Top View) 43 P3[6], M		
15	Ю	М	P5[1]			M, P3[3] = 10 M, P3[1] = 11 M P5[7] = 12			41 = P3[2], M		
16	IO	М	P1[7]	I2C Serial Clock (SCL).		M, P5[7] = 12 M, P5[5] = 13			40 P3[0], M		
17	Ю	М	P1[5]	I2C Serial Data (SDA).		M, P5[5] = 13			39 P5[6], M		
18	Ю	М	P1[3]			M, P5[3] = 14 M, P5[1] = 15			38 = P5[4], M 37 = P5[2], M		
19	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP SCLK*.		SCL, M, P1	1[7] = 16		36 P P5[0], M		
20	Po	wer	Vss	Ground connection.	I2C	SDA, M, P1	1[5] 🗖 17	18 20	22 2 4 2 5 8 2 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8		
21	U:	SB	D+					0			
22	U:	SB	D-					P1[3] Vss	D + V V V V V V V V V V V V V V V V V V		
23	Po	wer	Vdd	Supply voltage.							
24	Ю		P7[7]					ΣΣ́	Ř Ř Ř		
25	Ю		P7[6]					ISC SCL	SDA,		
26	Ю		P7[5]					2C	7C		
27	IO		P7[4]						_		
28	IO		P7[3]								
29	Ю		P7[2]		Pin	Ту	ре	Name	Description		
30	Ю		P7[1]		No.	Digital	Analog	Name	Description		
31	Ю		P7[0]		50	0	М	P4[6]			
32	Ю	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA*.	51	Ю	I,M	P2[0]	Direct switched capacitor block input.		
33	Ю	М	P1[2]		52	Ю	I,M	P2[2]	Direct switched capacitor block input.		
34	Ю	М	P1[4]	Optional External Clock Input (EXT-CLK).	53	Ю	М	P2[4]	External Analog Ground (AGND) input.		
35	IO	М	P1[6]		54	IO	М	P2[6]	External Voltage Reference (VREF) input.		
36	Ю	М	P5[0]		55	IO	I,M	P0[0]	Analog column mux input.		
37	Ю	М	P5[2]		56	IO	I,M	P0[2]	Analog column mux input and column output.		
38	IO	М	P5[4]		57	IO	I,M	P0[4]	Analog column mux input and column output.		
39	Ю	М	P5[6]		58	10	I,M	P0[6]	Analog column mux input.		
40	Ю	М	P3[0]		59	Pov	wer	Vdd	Supply voltage.		
41	IO	М	P3[2]				Vss	Ground connection.			
42	Ю	М	P3[4]		61 IO I,M		P0[7]	Analog column mux input, integration input #1			
43	Ю	М	P3[6]		62 IO IO,M		P0[5]	Analog column mux input and column output, integration input #2.			
44			HCLK	OCD high-speed clock output.	63 IO IO,M		P0[3]	Analog column mux input and column output.			
45			CCLK	OCD CPU clock output.	64	IO	I,M	P0[1]	Analog column mux input.		
46	In	out	XRES	Active high pin reset with internal pull down.			P2[7]				
47	IO	М	P4[0]		66 IO M		P2[5]				
48	IO	М	P4[2]		67	IO	I,M	P2[3]	Direct switched capacitor block input.		
49	IO	М	P4[4]		68	IO	I,M	P2[1]	Direct switched capacitor block input.		

LEGENDA = Analog, I = Input, O = Output, M = Analog Mux Input, OCD = On-Chip Debugger.

^{*} These are the ISSP pins, which are not High Z at POR. See the PSoC Mixed-Signal Array Technical Reference Manual for details.

^{**} The center pad on the QFN package should be connected to ground (Vss) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal.

1.5 **100-Ball VFBGA Part Pinout**

The 100-ball VFBGA part is for the CY8C24994 PSoC device.


Table 1-5. 100-Ball Part Pinout (VFBGA)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
			\ /			a	Ā	NO	N
A1		wer	Vss	Ground connection.	F1	10	T 8.4	NC	No connection.
A2	PO	wer	Vss	Ground connection.	F2	10	M	P5[7]	
A3			NC	No connection.	F3	10	M	P3[5]	
A4			NC	No connection.	F4	0	М	P5[1]	One was discounted as a second
A5			NC	No connection.		F5 Power		Vss	Ground connection.
A6	Po	wer	Vdd	Supply voltage.	F6		ower	Vss	Ground connection.
A7			NC	No connection.	F7	10	М	P5[0]	
A8			NC	No connection.	F8	Ю	М	P3[0]	
A9		wer	Vss	Ground connection.	F9			XRES	Active high pin reset with internal pull down.
A10		wer	Vss	Ground connection.	F10	Ю		P7[1]	
B1		wer	Vss	Ground connection.	G1			NC	No connection.
B2		wer	Vss	Ground connection.	G2	Ю	М	P5[5]	
В3	Ю	I,M	P2[1]	Direct switched capacitor block input.	G3	Ю	M	P3[3]	
B4	Ю	I,M	P0[1]	Analog column mux input.	G4	Ю	М	P1[7]	I2C Serial Clock (SCL).
B5	Ю	I,M	P0[7]	Analog column mux input.	G5	Ю	M	P1[1]	I2C Serial Clock (SCL), ISSP SCLK*.
B6	Po	wer	Vdd	Supply voltage.	G6	9	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA*.
B7	Ю	I,M	P0[2]	Analog column mux input.	G7	9	М	P1[6]	
B8	Ю	I,M	P2[2]	Direct switched capacitor block input.	G8	10	М	P3[4]	
В9	Po	wer	Vss	Ground connection.	G9	Ю	М	P5[6]	
B10	Po	wer	Vss	Ground connection.	G10	10		P7[2]	
C1			NC	No connection.	H1			NC	No connection.
C2	Ю	М	P4[1]		H2	Ю	M	P5[3]	
C3	Ю	М	P4[7]		НЗ	Ю	М	P3[1]	
C4	Ю	М	P2[7]		H4	Ю	М	P1[5]	I2C Serial Data (SDA).
C5	Ю	IO,M	P0[5]	Analog column mux input and column output.	H5	Ю	М	P1[3]	
C6	Ю	I,M	P0[6]	Analog column mux input.	Н6	Ю	М	P1[2]	
C7	Ю	I,M	P0[0]	Analog column mux input.	H7	Ю	М	P1[4]	
C8	Ю	I,M	P2[0]	Direct switched capacitor block input.	H8	Ю	М	P3[2]	
C9	Ю	M	P4[2]		H9	Ю	М	P5[4]	
C10			NC	No connection.	H10	Ю		P7[3]	
D1			NC	No connection.	J1		wer	Vss	Ground connection.
D2	Ю	М	P3[7]		J2		wer	Vss	Ground connection.
D3	10	М	P4[5]		J3		ISB	D+	
D4	IO	M	P2[5]		J4		ISB	D-	
D5	IO	IO,M	P0[3]	Analog column mux input and column output.	J5	_	wer	Vdd	Supply voltage.
D6	IO	I,M	P0[4]	Analog column mux input.	J6	10	T	P7[7]	Supply remage.
D7	IO	M	P2[6]	External Voltage Reference (VREF) input.	J7	10		P7[0]	
D8	IO	M	P4[6]	External voltage reference (viver) input.	J8	10	М	P5[2]	
D9	10	M	P4[0]		J9		wer	Vss	Ground connection.
D10	10	IVI	NC	No connection	J10		wer	Vss	
E1			NC NC	No connection. No connection.	J10 K1		wer	Vss	Ground connection.
E2			NC No connection.				-	Vss	Ground connection.
$\overline{}$	10 1	N 4		INO COTTRECTION.	K2 Power		wei		Ground connection.
E3	10	M	P4[3]	Direct quitched consider black in an	K3		NC	No connection.	
E4	10	I,M	P2[3]	Direct switched capacitor block input.	K4 Power		NC	No connection.	
E5		wer	Vss	Ground connection.			Vdd	Supply voltage.	
E6		wer	Vss	Ground connection.			P7[6]		
E7	10	M	P2[4]	External Analog Ground (AGND) input.			P7[5]		
E8	Ю	М	P4[4]		K8	Ю		P7[4]	
E9	Ю	М	P3[6]		K9		ower	Vss	Ground connection.
E10			NC	No connection.	K10	Po	wer	Vss	Ground connection.

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No Connection.

* This is the ISSP pin, which is not High Z at POR. See the *PSoC Mixed-Signal Array Technical Reference Manual* for details.

CY8C24994



BGA (Top View)

1.6 100-Ball VFBGA Part Pinout (On-Chip Debug)

The 100-pin VFBGA part table and drawing below is for the CY8C24094 On-Chip Debug (OCD) PSoC device. **Note** This part is only used for in-circuit debugging. It is NOT available for production.


Table 1-6. 100-Ball Part Pinout (VFBGA)

A10	ol ui	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
A3	A1 Po	ower	Vss	Ground connection.	F1				OCD even data IO.
A4	12 Pc	ower	Vss	Ground connection.	F2	Ю	М		
A6	43		NC	No connection.					
A6	44		NC	No connection.	F4	Ю	М	P5[1]	
A7	45		NC	No connection.			Vss	Ground connection.	
A8	46 Pc	ower		Supply voltage.				Ground connection.	
A39	47			No connection.			М		
A10			NC	No connection.		Ю	М		
B1	49 Pc	ower	Vss	Ground connection.				XRES	Active high pin reset with internal pull down.
B2	.10 Pc	ower	Vss	Ground connection.	F10	Ю		P7[1]	
B3 IO I,M P2[1] Direct switched capacitor block input. G3 IO M P1[7] I2C Serial Clock (SCL). B4 IO I,M P0[1] Analog column mux input. G4 IO M P1[7] I2C Serial Clock (SCL). B5 IO I,M P0[7] Analog column mux input. G5 IO M P1[1] I2C Serial Clock (SCL). ISSP S B6 Power Vdd Supply voltage. G6 IO M P1[0] I2C Serial Data (SDA), ISSP SI B7 IO I,M P2[2] Analog column mux input. G7 IO M P1[0] I2C Serial Data (SDA), ISSP SI B8 IO I,M P2[2] Direct switched capacitor block input. G8 IO M P1[6] B8 IO I,M P2[2] Direct switched capacitor block input. G8 IO M P5[6] B10 Power Vss Ground connection. G10 IO M P5[3] NC No connection. H1 I NC C1 NC NC connection. H1 I NC NC No connection. C2 IO M P4[7] H3 IO M P4[7] H4 IO M P3[3] I2C Serial Data (SDA). C5 IO IO,M P0[5] Analog column mux input and column output. H5 IO M P1[3] I2C Serial Data (SDA).	31 Pc	ower	Vss	Ground connection.	G1				OCD odd data output.
B4	32 Pc	ower		Ground connection.	G2	0	М	P5[5]	
B5	33 IO	I,M	P2[1]	Direct switched capacitor block input.	G3			P3[3]	
B6	34 IO	I,M	P0[1]	Analog column mux input.	G4	G4 IO M P1		P1[7]	I2C Serial Clock (SCL).
B7 IO I,M P0[2] Analog column mux input. G7 IO M P1[6]	35 IO	I,M	P0[7]		G5	Ю	М	P1[1]	I2C Serial Clock (SCL), ISSP SCLK*.
B8	36 Pc	ower	Vdd	Supply voltage.	G6	Ю	М	P1[0]	I2C Serial Data (SDA), ISSP SDATA*.
B9	37 IO	I,M	P0[2]	Analog column mux input.	G7	Ю	М	P1[6]	
B10	38 IO	I,M	P2[2]	Direct switched capacitor block input.	G8	Ю	М	P3[4]	
C1	39 Pc	ower	Vss	Ground connection.	G9	Ю	М	P5[6]	
C2 IO M P4[1]	10 Pc	ower	Vss	Ground connection.	G10			P7[2]	
C3 IO M P4[7]	21		NC	No connection.	H1			NC	No connection.
C4 IO M P2[7] H4 IO M P1[5] I2C Serial Data (SDA). C5 IO IO,M P0[5] Analog column mux input and column output. H5 IO M P1[3] C6 IO I,M P0[6] Analog column mux input. H6 IO M P1[2] C7 IO I,M P0[0] Analog column mux input. H7 IO M P1[2] C8 IO I,M P2[0] Direct switched capacitor block input. H8 IO M P3[2] C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] D D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB <td>2 10</td> <td>М</td> <td>P4[1]</td> <td></td> <td>H2</td> <td colspan="2"></td> <td>P5[3]</td> <td></td>	2 10	М	P4[1]		H2			P5[3]	
C5 IO IO,M P0[5] Analog column mux input and column output. H5 IO M P1[3] C6 IO I,M P0[6] Analog column mux input. H6 IO M P1[2] C7 IO I,M P0[0] Analog column mux input. H7 IO M P1[4] C8 IO I,M P2[0] Direct switched capacitor block input. H8 IO M P3[2] C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] Power Vd Supply voltage.	3 IO	М	P4[7]		Н3			P3[1]	
C6 IO I,M P0[6] Analog column mux input. H6 IO M P1[2] C7 IO I,M P0[0] Analog column mux input. H7 IO M P1[4] C8 IO I,M P2[0] Direct switched capacitor block input. H8 IO M P3[2] C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] J4 USB D- D5 IO IO,M P0[3] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6	24 10	М	P2[7]		H4	Ю	М	P1[5]	I2C Serial Data (SDA).
C7 IO I,M P0[0] Analog column mux input. H7 IO M P1[4] C8 IO I,M P2[0] Direct switched capacitor block input. H8 IO M P3[2] C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] J4 USB D- D5 IO IO,M P0[3] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO	25 IO	IO,M	P0[5]	Analog column mux input and column output.	H5	Ю	М	P1[3]	
C8 IO I,M P2[0] Direct switched capacitor block input. H8 IO M P3[2] C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] Analog column mux input and column output. J5 Power Vdd Supply voltage. D5 IO IO,M P0[3] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 <	26 IO	I,M	P0[6]	Analog column mux input.	H6	Ю	М	P1[2]	
C9 IO M P4[2] H9 IO M P5[4] C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. E1 NC No connection. <td>7 IO</td> <td>I,M</td> <td>P0[0]</td> <td>Analog column mux input.</td> <td>H7</td> <td>Ю</td> <td>М</td> <td>P1[4]</td> <td></td>	7 IO	I,M	P0[0]	Analog column mux input.	H7	Ю	М	P1[4]	
C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] J4 USB D- D5 IO IO,M P0[3] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. E1 NC No connection. K1 </td <td>28 IO</td> <td>I,M</td> <td>P2[0]</td> <td>Direct switched capacitor block input.</td> <td>H8</td> <td>Ю</td> <td>М</td> <td>P3[2]</td> <td></td>	28 IO	I,M	P2[0]	Direct switched capacitor block input.	H8	Ю	М	P3[2]	
C10 NC No connection. H10 IO P7[3] D1 NC No connection. J1 Power Vss Ground connection. D2 IO M P3[7] J2 Power Vss Ground connection. D3 IO M P4[5] J3 USB D+ D4 IO M P2[5] J4 USB D- D5 IO IO,M P0[3] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. E1 NC No connection. K1 </td <td>29 IO</td> <td>М</td> <td>P4[2]</td> <td></td> <td>Н9</td> <td>Ю</td> <td>М</td> <td>P5[4]</td> <td></td>	29 IO	М	P4[2]		Н9	Ю	М	P5[4]	
D2 IO M P3[7] J2 Power Vss Ground connection.	10		NC	No connection.	H10	Ю			
D3 IO M P4[5] J3 USB D+	01		NC	No connection.	J1	Po	wer	Vss	Ground connection.
D4 IO M P2[5]	02 10	М	P3[7]		J2	Po	wer	Vss	Ground connection.
D5 IO IO,M P0[3] Analog column mux input and column output. J5 Power Vdd Supply voltage. D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] No connection. K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 <td< td=""><td>)3 IO</td><td>М</td><td>P4[5]</td><td></td><td>J3</td><td>US</td><td>SB</td><td>D+</td><td></td></td<>)3 IO	М	P4[5]		J3	US	SB	D+	
D6 IO I,M P0[4] Analog column mux input. J6 IO P7[7] D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.)4 IO	М	P2[5]		J4	US	SB	D-	
D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.)5 IO	IO,M	P0[3]	Analog column mux input and column output.	J5	Po	wer	Vdd	Supply voltage.
D7 IO M P2[6] External Voltage Reference (VREF) input. J7 IO P7[0] D8 IO M P4[6] J8 IO M P5[2] D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.	06 IO	I,M	P0[4]	Analog column mux input.	J6	Ю		P7[7]	
D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.)7 IO	М	P2[6]	External Voltage Reference (VREF) input.	J7	Ю		P7[0]	
D9 IO M P4[0] J9 Power Vss Ground connection. D10 CCLK OCD CPU clock output. J10 Power Vss Ground connection. E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.	08 IO	М	P4[6]		J8	Ю	М	P5[2]	
E1 NC No connection. K1 Power Vss Ground connection. E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.)9 IO	М			J9	Po	wer	Vss	Ground connection.
E2 NC No connection. K2 Power Vss Ground connection. E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.	10		CCLK	OCD CPU clock output.			Vss	Ground connection.	
E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.	1		NC	No connection.	K1 Power		Vss	Ground connection.	
E3 IO M P4[3] K3 NC No connection. E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.	2		NC	No connection.	K2 Power		Vss	Ground connection.	
E4 IO I,M P2[3] Direct switched capacitor block input. K4 NC No connection.		М						No connection.	
	E4 IO	I,M		Direct switched capacitor block input.			NC	No connection.	
E5 Power Vss Ground connection.	5 Pc	ower	Vss	Ground connection.			Vdd	Supply voltage.	
E6 Power Vss Ground connection. K6 IO P7[6]		ower	Vss	Ground connection.			P7[6]	-	
E7 IO M P2[4] External Analog Ground (AGND) input. K7 IO P7[5]	7 IO	М	P2[4]	External Analog Ground (AGND) input.					
E8 IO M P4[4] K8 IO P7[4]	8 IO	М							
E9 IO M P3[6] K9 Power Vss Ground connection.		М	-				wer		Ground connection.
E10 HCLK OCD high-speed clock output. K10 Power Vss Ground connection.	10			OCD high-speed clock output.	K10	Po	wer	Vss	Ground connection.

LEGEND A = Analog, I = Input, O = Output, M = Analog Mux Input, NC = No Connection, OCD = On-Chip Debugger.

* This is the ISSP pin, which is not High Z at POR. See the PSoC Mixed-Signal Array Technical Reference Manual for details.

CY8C24094 OCD



BGA (Top View)

Not for Production

1.7 100-Pin Part Pinout (On-Chip Debug)

The 100-pin TQFP part is for the CY8C24094 On-Chip Debug (OCD) PSoC device.

Note This part is only used for in-circuit debugging. It is NOT available for production.


Table 1-7. 100-Pin Part Pinout (TQFP)

Pin No.	Digital	Analog	Name	Description	Pin No.	Digital	Analog	Name	Description
1			NC	No connection.	51	Ю	М	P1[6]	
2			NC	No connection.	52	Ю	М	P5[0]	
3	Ю	I, M	P0[1]	Analog column mux input.	53	Ю	М	P5[2]	
4	Ю	М	P2[7]		54	Ю	М	P5[4]	
5	Ю	М	P2[5]		55	Ю	М	P5[6]	
6	Ю	I, M	P2[3]	Direct switched capacitor block input.	56	Ю	М	P3[0]	
7	Ю	I, M	P2[1]	Direct switched capacitor block input.	57	IO M P3		P3[2]	
8	Ю	М	P4[7]	·	58	IO M P		P3[4]	
9	Ю	М	P4[5]		59	Ю	М	P3[6]	
10	Ю	М	P4[3]		60			HCLK	OCD high-speed clock output.
11	Ю	М	P4[1]		61			CCLK	OCD CPU clock output.
12			OCDE	OCD even data IO.	62	In	put	XRES	Active high pin reset with internal pull down.
13			OCDO	OCD odd data output.	63			P4[0]	
14			NC	No connection.	64	Ю	М	P4[2]	
15	Pov	ver	Vss	Ground connection.	65	Po	wer	Vss	Ground connection.
16	Ю	М	P3[7]		66	10	М	P4[4]	
17	10	M	P3[5]		67	10	M	P4[6]	
18	10	М	P3[3]		68			P2[0]	Direct switched capacitor block input.
19	IO	M	P3[1]		69	10	I, M	P2[2]	Direct switched capacitor block input.
20	IO	M	P5[7]		70			P2[4]	External Analog Ground (AGND) input.
21	IO	M	P5[5]		71			NC	No connection.
22	10	M	P5[3]		72			P2[6]	External Voltage Reference (VREF) input.
23	IO	M	P5[1]		73			NC	No connection.
24	10	M	P1[7]	I2C Serial Clock (SCL).	74			P0[0]	Analog column mux input.
25	Ю	IVI	NC	No connection.	75			NC	No connection.
26			NC	No connection.	76			NC	No connection.
27			NC		77	10	I, M		
	10			No connection.		10	I, IVI	P0[2] NC	Analog column mux input and column output
28	10		P1[5]	I2C Serial Data (SDA)	78	10	1 1 14	-	No connection.
29	10		P1[3]	0 110/741: \ 100.0 : 1.01 1 (0.01)	79	Ю	I, M	P0[4]	Analog column mux input and column output
30	Ю		P1[1]	Crystal (XTALin), I2C Serial Clock (SCL), ISSP SCLK*.	80		•	NC	No connection.
31			NC	No connection.	81	Ю	I, M	P0[6]	Analog column mux input.
32	Pov		Vss	Ground connection.	82	Po	ower	Vdd	Supply voltage.
33	US		D+		83			NC	No connection.
34	US		D-		84	Po	ower	Vss	Ground connection.
35	Pov	ver	Vdd	Supply voltage.	85			NC	No connection.
36	Ю		P7[7]		86			NC	No connection.
37	Ю		P7[6]		87			NC	No connection.
38	Ю		P7[5]		88			NC	No connection.
39	Ю		P7[4]		89			NC	No connection.
40	Ю		P7[3]		90			NC	No connection.
41	Ю		P7[2]		91			NC	No connection.
42	Ю		P7[1]		92			NC	No connection.
43	Ю		P7[0]		93			NC	No connection.
44			NC	No connection.	94	10 1 1 1		NC	No connection.
45			NC	No connection.	95	IO I, M		P0[7]	Analog column mux input.
46			NC	No connection.	96			NC	No connection.
47			NC	No connection.	97	IO IO, M		P0[5]	Analog column mux input and column output
48	Ю		P1[0]	Crystal (XTALout), I2C Serial Data (SDA), ISSP SDATA*.	98			NC	No connection.
49	Ю		P1[2]		99	Ю	IO, M	P0[3]	Analog column mux input and column output
	Ю		P1[4]	Optional External Clock Input (EXTCLK).	100			NC	No connection.

LEGEND A = Analog, I = Input, O = Output, NC = No Connection, M = Analog Mux Input, OCD = On-Chip Debugger.

* These are the ISSP pins, which are not High Z at POR. See the *PSoC Mixed-Signal Array Technical Reference Manual* for details.

CY8C24094 OCD



Not for Production

2. Register Reference



This chapter lists the registers of the CY8C24x94 PSoC device family. For detailed register information, reference the PSoC Mixed-Signal Array Technical Reference Manual.

2.1 Register Conventions

2.1.1 Abbreviations Used

The register conventions specific to this section are listed in the following table.

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

2.2 Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as IO space and is divided into two banks. The XOI bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XOI bit is set the user is in Bank 1.

Note In the following register mapping tables, blank fields are Reserved and should not be accessed.

Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW	PMA0_DR	40	RW	ASC10CR0	80	RW		C0	
PRT0IE	01	RW	PMA1_DR	41	RW	ASC10CR1	81	RW		C1	
PRT0GS	02	RW	PMA2_DR	42	RW	ASC10CR2	82	RW		C2	
PRT0DM2	03	RW	PMA3_DR	43	RW	ASC10CR3	83	RW		C3	
PRT1DR	04	RW	PMA4_DR	44	RW	ASD11CR0	84	RW		C4	
PRT1IE	05	RW	PMA5_DR	45	RW	ASD11CR1	85	RW		C5	
PRT1GS	06	RW	PMA6_DR	46	RW	ASD11CR2	86	RW		C6	
PRT1DM2 PRT2DR	07 08	RW RW	PMA7_DR USB_SOF0	47 48	RW R	ASD11CR3	87 88	RW		C7 C8	
PRT2IE	09	RW	USB_SOF1	49	R		89			C9	-
PRT2GS	0A	RW	USB_CR0	4A	RW		8A			CA	
PRT2DM2	0B	RW	USBIO_CR0	4B	#		8B			CB	
PRT3DR	0C	RW	USBIO CR1	4C	RW		8C			CC	
PRT3IE	0D	RW		4D			8D			CD	
PRT3GS	0E	RW	EP1_CNT1	4E	#		8E			CE	
PRT3DM2	0F	RW	EP1_CNT	4F	RW		8F			CF	1
PRT4DR	10	RW	EP2_CNT1	50	#	ASD20CR0	90	RW	CUR_PP	D0	RW
PRT4IE	11	RW	EP2_CNT	51	RW	ASD20CR1	91	RW	STK_PP	D1	RW
PRT4GS	12	RW	EP3_CNT1	52	#	ASD20CR2	92	RW		D2	
PRT4DM2	13	RW	EP3_CNT	53	RW	ASD20CR3	93	RW	IDX_PP	D3	RW
PRT5DR	14	RW	EP4_CNT1	54	#	ASC21CR0	94	RW	MVR_PP	D4	RW
PRT5IE	15	RW	EP4_CNT	55	RW	ASC21CR1	95	RW	MVW_PP	D5	RW
PRT5GS	16	RW	EP0_CR	56	#	ASC21CR2	96	RW	I2C_CFG	D6	RW
PRT5DM2	17	RW	EP0_CNT	57	#	ASC21CR3	97	RW	I2C_SCR	D7	#
	18		EP0_DR0	58	RW		98		I2C_DR	D8	RW
	19		EP0_DR1	59	RW		99		I2C_MSCR	D9	#
	1A		EP0_DR2	5A	RW		9A		INT_CLR0	DA	RW
DDT-DD	1B	514	EP0_DR3	5B	RW		9B		INT_CLR1	DB	RW
PRT7DR	1C	RW	EP0_DR4	5C	RW		9C		INT_CLR2	DC	RW
PRT7IE	1D	RW	EP0_DR5	5D	RW		9D		INT_CLR3	DD	RW
PRT7GS PRT7DM2	1E 1F	RW RW	EP0_DR6 EP0_DR7	5E 5F	RW		9E 9F		INT_MSK3 INT_MSK2	DE DF	RW
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK2 INT_MSK0	E0	RW
DBB00DR0	21	W	AMUXCFG	61	RW		A1		INT MSK1	E1	RW
DBB00DR1	22	RW	AWOXOLO	62	1200		A2		INT VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#		67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68		MUL1_X	A8	W	MUL0_X	E8	W
DCB02DR1	29	W		69		MUL1_Y	A9	W	MUL0_Y	E9	W
DCB02DR2	2A	RW		6A		MUL1_DH	AA	R	MUL0_DH	EA	R
DCB02CR0	2B	#		6B		MUL1_DL	AB	R	MUL0_DL	EB	R
DCB03DR0	2C	#	TMP_DR0	6C	RW	ACC1_DR1	AC	RW	ACC0_DR1	EC	RW
DCB03DR1	2D	W	TMP_DR1	6D	RW	ACC1_DR0	AD	RW	ACC0_DR0	ED	RW
DCB03DR2	2E	RW	TMP_DR2	6E	RW	ACC1_DR3	AE	RW	ACC0_DR3	EE	RW
DCB03CR0	2F	#	TMP_DR3	6F	RW	ACC1_DR2	AF	RW	ACC0_DR2	EF	RW
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACBOOCRO	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1 ACB00CR2	72 73	RW	RDI0IS RDI0LT0	B2 B3	RW RW		F2 F3	1
	34		ACB00CR2 ACB01CR3	74	RW	RDI0LT0	B3	RW		F4	
	35		ACB01CR3	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR0	76	RW	RDI0RO1	B6	RW		F6	
	37		ACB01CR1	77	RW	7.0.0101	B7	1.77	CPU F	F7	RL
	38		0.2010112	78			B8		J. J_1	F8	
	39			79			B9			F9	1
	3A			7A			BA			FA	
	3B			7B			BB			FB	—
	3C			7C		Ī	BC			FC	
	3D			7D			BD		DAC_D	FD	RW
	3E			7E			BE		CPU_SCR1	FE	#
	3F			7F			BF		CPU_SCR0	FF	#
Diank fields a	- Dana		d should not be			# Access is bit				•	

Access is bit specific.

Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW	PMA0_WA	40	RW	ASC10CR0	80	RW	USBIO_CR2	C0	RW
PRT0DM1	01	RW	PMA1_WA	41	RW	ASC10CR1	81	RW	USB_CR1	C1	#
PRT0IC0	02	RW	PMA2_WA	42	RW	ASC10CR2	82	RW			
PRT0IC1	03	RW	PMA3_WA	43	RW	ASC10CR3	83	RW			
PRT1DM0	04	RW	PMA4_WA	44	RW	ASD11CR0	84	RW	EP1_CR0	C4	#
PRT1DM1	05	RW	PMA5_WA	45	RW	ASD11CR1	85	RW	EP2_CR0	C5	#
PRT1IC0	06	RW	PMA6_WA	46	RW	ASD11CR2	86	RW	EP3_CR0	C6	#
PRT1IC1	07	RW	PMA7_WA	47	RW	ASD11CR3	87	RW	EP4_CR0	C7	#
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
PRT3DM0	0C	RW		4C			8C			CC	
PRT3DM1	0D	RW		4D			8D			CD	
PRT3IC0	0E	RW		4E			8E			CE	
PRT3IC1	0F	RW		4F			8F			CF	
PRT4DM0	10	RW	PMA0_RA	50	RW	4000-0	90	D	GDI_O_IN	D0	RW
PRT4DM1	11	RW	PMA1_RA	51	RW	ASD20CR1	91	RW	GDI_E_IN	D1	RW
PRT4IC0	12	RW	PMA2_RA	52	RW	ASD20CR2	92	RW	GDI_O_OU	D2	RW
PRT4IC1	13	RW	PMA3_RA	53	RW	ASD20CR3	93	RW	GDI_E_OU	D3	RW
PRT5DM0	14	RW	PMA4_RA	54	RW	ASC21CR0	94	RW		D4	
PRT5DM1	15	RW	PMA5_RA	55	RW	ASC21CR1	95	RW		D5	
PRT5IC0	16	RW	PMA6_RA	56	RW	ASC21CR2	96	RW		D6	
PRT5IC1	17	RW	PMA7_RA	57	RW	ASC21CR3	97	RW	1411/ 000	D7	5147
	18			58			98		MUX_CR0	D8	RW
	19			59			99		MUX_CR1	D9	RW
	1A			5A			9A		MUX_CR2	DA	RW
DDT7D140	1B	DIM		5B			9B		MUX_CR3	DB	RW
PRT7DM0	1C	RW		5C			9C		000 00 51	DC	DIA.
PRT7DM1	1D	RW		5D			9D		OSC_GO_EN	DD	RW
PRT7IC0	1E	RW		5E			9E		OSC_CR4	DE	RW
PRT7IC1	1F	RW	OLIK ODO	5F	DIM		9F		OSC_CR3	DF	RW
DBB00FN	20	RW	CLK_CR0	60	RW		A0		OSC_CR0	E0	RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	RW
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DDDO4EN	23	DW	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	25	RW	CMP_GO_EN CMP GO EN1	64	RW		A4 A5		VLT_CMP	E4 E5	R
DBB01IN DBB01OU		RW		65	RW						
DBB0100	26	RW	AMD_CR1	66	RW		A6			E6	
DODOGENI	27	DW	ALT_CR0	67	RW		A7		IMO TD	E7	10/
DCB02FN	28 29	RW		68 69			A8 A9		IMO_TR ILO_TR	E8 E9	W
DCB02IN	29 2A	RW		6A			AA			EA	
DCB02OU	2B	RW		6B			AB		BDG_TR ECO TR	EB	RW W
DCB03FN	2C	RW	TMP_DR0	6C	RW		AC	-	MUX_CR4	EC	RW
DCB03IN	2D	RW	TMP_DR1	6D	RW		AD	-	MUX CR5	ED	RW
DCB030U	2E	RW	TMP_DR1	6E	RW		AE	-	WOX_CR3	EE	IXVV
DCB0300	2F	IXVV	TMP_DR3	6F	RW		AF	-		EF	-
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDIOIS	B2	RW		F2	
	33		ACB00CR1	73	RW	RDI0LT0	B3	RW		F3	
	34	1	ACB01CR3	74	RW	RDI0LT0	B4	RW		F4	
	35	1	ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36	1	ACB01CR0	76	RW	RDI0RO1	B6	RW		F6	
	37	 	ACB01CR1	77	RW	TO TO TO	B7	1744	CPU F	F7	RL
	38	 	7.0001010	78	1744		B8		J1 U_1	F8	11.
	39	1		79		1	B9		1	F9	
	3A	1		79 7A		1	BA			FA	
	3B	1		7B		1	BB	1		FB	
	3C	-		7C			BC	-		FC	
	3D	 		7D			BD	-	DAC CB	FD	RW
	3E	-		7E			BE	-	DAC_CR	FE	
		1		/ C	Ī		DE	I	CPU_SCR1		#
	3F			7F			BF		CPU_SCR0	FF	#

Blank fields are Reserved and should not be accessed.

Access is bit specific.


3. Electrical Specifications



This chapter presents the DC and AC electrical specifications of the CY8C24x94 PSoC device family. For the most up to date electrical specifications, confirm that you have the most recent data sheet by going to the web at http://www.cypress.com/psoc.

Specifications are valid for $-40^{o}C \le T_{A} \le 85^{o}C$ and $T_{J} \le 100^{o}C$, except where noted. Specifications for devices running at greater than 12 MHz are valid for $-40^{o}C \le T_{A} \le 70^{o}C$ and $T_{J} \le 82^{o}C$.

Figure 3-1. Voltage versus CPU Frequency



The following table lists the units of measure that are used in this chapter.

Table 3-1: Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure		
°C	degree Celsius	μW	microwatts		
dB	decibels	mA	milli-ampere		
fF	femto farad	ms	milli-second		
Hz	hertz	mV	milli-volts		
KB	1024 bytes	nA	nanoampere		
Kbit	1024 bits	ns	nanosecond		
kHz	kilohertz	nV	nanovolts		
kΩ	kilohm	Ω	ohm		
MHz	megahertz	pA	picoampere		
MΩ	megaohm	pF	picofarad		
μА	microampere	pp	peak-to-peak		
μF	microfarad	ppm	parts per million		
μН	microhenry	ps	picosecond		
μS	microsecond	sps	samples per second		
μV	microvolts	σ	sigma: one standard deviation		
μVrms	microvolts root-mean-square	V	volts		

3.1 Absolute Maximum Ratings

Table 3-2. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage Temperature	-55	25	+100	°C	Higher storage temperatures will reduce data retention time. Recommended storage temperature is +25°C ± 25°C. Extended duration storage temperatures above 65°C will degrade reliability.
T _A	Ambient Temperature with Power Applied	-40	-	+85	°C	
Vdd	Supply Voltage on Vdd Relative to Vss	-0.5	_	+6.0	V	
V_{IO}	DC Input Voltage	Vss - 0.5	-	Vdd + 0.5	V	
V_{IO2}	DC Voltage Applied to Tri-state	Vss - 0.5	_	Vdd + 0.5	V	
I _{MIO}	Maximum Current into any Port Pin	-25	_	+50	mA	
I _{MAIO}	Maximum Current into any Port Pin Configured as Analog Driver	-50	_	+50	mA	
ESD	Electro Static Discharge Voltage	2000	_	_	V	Human Body Model ESD.
LU	Latch-up Current	-	_	200	mA	

3.2 Operating Temperature

Table 3-3. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient Temperature	-40	-	+85	°C	
T _{AUSB}	Ambient Temperature using USB	-10	_	+85	°C	
T _J	Junction Temperature	-40	_	+100	°C	The temperature rise from ambient to junction is package specific. See "Thermal Impedance" on page 42. The user must limit the power consumption to comply with this requirement.

3.3 DC Electrical Characteristics

3.3.1 DC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-4. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
Vdd	Supply Voltage	3.0	-	5.25	V	See DC POR and LVD specifications, Table 3- 15 on page 29.
I _{DD5}	Supply Current, IMO = 24 MHz (5V)	_	14	27	mA	Conditions are Vdd = 5.0 V, $T_A = 25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off.
I _{DD3}	Supply Current, IMO = 24 MHz (3.3V)	_	8	14	mA	Conditions are Vdd = 3.3 V, $T_A = 25$ °C, CPU = 3 MHz, SYSCLK doubler disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 0.367 kHz, analog power = off.
I _{SB}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT. ^a	-	3	6.5	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3V, -40 o C \leq T _A \leq 55 o C, analog power = off.
I _{SBH}	Sleep (Mode) Current with POR, LVD, Sleep Timer, and WDT at high temperature. ^a	-	4	25	μА	Conditions are with internal slow speed oscillator, Vdd = 3.3V, 55 o C < $T_{A} \le 85$ o C, analog power = off.

Standby current includes all functions (POR, LVD, WDT, Sleep Time) needed for reliable system operation. This should be compared with devices that have similar functions enabled.

3.3.2 DC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-5. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-Up Resistor	4	5.6	8	kΩ	
R _{PD}	Pull-Down Resistor	4	5.6	8	kΩ	
V _{OH}	High Output Level	Vdd - 1.0	-	_	V	IOH = 10 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined IOH budget.
V _{OL}	Low Output Level	_	_	0.75	V	IOL = 25 mA, Vdd = 4.75 to 5.25V (8 total loads, 4 on even port pins (for example, P0[2], P1[4]), 4 on odd port pins (for example, P0[3], P1[5])). 200 mA maximum combined IOL budget.
V _{IL}	Input Low Level	-	_	0.8	V	Vdd = 3.0 to 5.25.
V_{IH}	Input High Level	2.1	_		V	Vdd = 3.0 to 5.25.
V_{H}	Input Hysterisis	-	60	-	mV	
I _{IL}	Input Leakage (Absolute Value)	-	1	-	nA	Gross tested to 1 μA.
C _{IN}	Capacitive Load on Pins as Input	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.
C _{OUT}	Capacitive Load on Pins as Output	-	3.5	10	pF	Package and pin dependent. Temp = 25°C.

3.3.3 DC Full-Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-10^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-10^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-6. DC Full-Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
USB Inter	face	•			•	
V _{DI}	Differential Input Sensitivity	0.2	-	_	V	(D+) - (D-)
V _{CM}	Differential Input Common Mode Range	0.8	_	2.5	V	
V_{SE}	Single Ended Receiver Threshold	0.8	_	2.0	V	
C _{IN}	Transceiver Capacitance	-	-	20	pF	
I _{IO}	High-Z State Data Line Leakage	-10	-	10	μА	0V < V _{IN} < 3.3V.
R _{EXT}	External USB Series Resistor	23	_	25	Ω	In series with each USB pin.
V _{UOH}	Static Output High, Driven	2.8	_	3.6	V	15 k Ω ± 5% to Ground. Internal pull-up enabled.
V _{UOHI}	Static Output High, Idle	2.7	-	3.6	V	15 k Ω ± 5% to Ground. Internal pull-up enabled.
V_{UOL}	Static Output Low	-	_	0.3	V	15 k Ω ± 5% to Ground. Internal pull-up enabled.
Z _O	USB Driver Output Impedance	28	_	44	Ω	Including R _{EXT} Resistor.
V _{CRS}	D+/D- Crossover Voltage	1.3	_	2.0	V	

3.3.4 DC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

The Operational Amplifier is a component of both the Analog Continuous Time PSoC blocks and the Analog Switched Capacitor PSoC blocks. The guaranteed specifications are measured in the Analog Continuous Time PSoC block.

Table 3-7. 5V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	_	1.6	10	mV	
	Power = Medium, Opamp Bias = High	_	1.3	8	mV	
	Power = High, Opamp Bias = High	_	1.2	7.5	mV	
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	-	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0.0	-	Vdd	V	The common-mode input voltage range is mea-
	Common Mode Voltage Range (high power or high opamp bias)	0.5	-	Vdd - 0.5		sured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain		-	-	dB	
	Power = Low, Opamp Bias = High	60				
	Power = Medium, Opamp Bias = High	60				
	Power = High, Opamp Bias = High	80				
V _{OHIGHOA}	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	Vdd - 0.2	-	-	V	
	Power = Medium, Opamp Bias = High	Vdd - 0.2	-	-	V	
	Power = High, Opamp Bias = High	Vdd - 0.5	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = High	_	-	0.2	V	
	Power = Medium, Opamp Bias = High	-	-	0.2	V	
	Power = High, Opamp Bias = High	_	-	0.5	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	_	400	800	μΑ	
	Power = Low, Opamp Bias = High	-	500	900	μΑ	
	Power = Medium, Opamp Bias = Low	_	800	1000	μΑ	
	Power = Medium, Opamp Bias = High	-	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	-	2400	3200	μΑ	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	65	80	-	dB	$ \begin{aligned} &Vss \leq VIN \leq (Vdd - 2.25) \ or \ (Vdd - 1.25V) \leq VIN \\ &\leq Vdd. \end{aligned} $

Table 3-8. 3.3V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input Offset Voltage (absolute value)					
	Power = Low, Opamp Bias = High	_	1.65	10	mV	
	Power = Medium, Opamp Bias = High	_	1.32	8	mV	
	High Power is 5 Volts Only					
TCV _{OSOA}	Average Input Offset Voltage Drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input Leakage Current (Port 0 Analog Pins)	-	20	-	pA	Gross tested to 1 μA.
C _{INOA}	Input Capacitance (Port 0 Analog Pins)	_	4.5	9.5	pF	Package and pin dependent. Temp = 25°C.
V _{CMOA}	Common Mode Voltage Range	0.2	_	Vdd - 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open Loop Gain		_	_	dB	
	Power = Low, Opamp Bias = Low	60				
	Power = Medium, Opamp Bias = Low	60				
	Power = High, Opamp Bias = Low	80				
V _{OHIGHOA}	High Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	Vdd - 0.2	-	_	V	
	Power = Medium, Opamp Bias = Low	Vdd - 0.2	-	-	V	
	Power = High is 5V only	Vdd - 0.2	-	-	V	
V_{OLOWOA}	Low Output Voltage Swing (internal signals)					
	Power = Low, Opamp Bias = Low	_	_	0.2	V	
	Power = Medium, Opamp Bias = Low	_	-	0.2	V	
	Power = High, Opamp Bias = Low	_	-	0.2	V	
I _{SOA}	Supply Current (including associated AGND buffer)					
	Power = Low, Opamp Bias = Low	_	400	800	μΑ	
	Power = Low, Opamp Bias = High	_	500	900	μΑ	
	Power = Medium, Opamp Bias = Low	_	800	1000	μΑ	
	Power = Medium, Opamp Bias = High	_	1200	1600	μΑ	
	Power = High, Opamp Bias = Low	_	2400	3200	μА	
	Power = High, Opamp Bias = High	_	4600	6400	μΑ	
PSRR _{OA}	Supply Voltage Rejection Ratio	65	80	-	dB	$ \begin{tabular}{ll} Vss \le VIN \le (Vdd - 2.25) \ or \ (Vdd - 1.25V) \le \\ VIN \le Vdd. \end{tabular} $

3.3.5 DC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, or 2.4V to 3.0V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V at 25°C and are for design guidance only.

Table 3-9. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	Vdd - 1	V	
I _{SLPC}	LPC supply current	_	10	40	μΑ	
V _{OSLPC}	LPC voltage offset	-	2.5	30	mV	

3.3.6 DC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-10. 5V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	-	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	٧	
R _{OUTOB}	Output Resistance					
	Power = Low	_	0.6	_	Ω	
	Power = High	_	0.6	_	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 32 ohms to Vdd/2) Power = Low Power = High	0.5 x Vdd + 1.1 0.5 x Vdd + 1.1		-	V V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 32 ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 1.3	V	
	Power = High	-	-	0.5 x Vdd - 1.3	V	
I _{SOB}	Supply Current Including Bias Cell (No Load)					
	Power = Low	_	1.1	5.1	mA	
	Power = High	_	2.6	8.8	mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	53	64	-	dB	$(0.5 \text{ x Vdd} - 1.3) \le V_{OUT} \le (Vdd - 2.3).$

Table 3-11. 3.3V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input Offset Voltage (Absolute Value)	-	3	12	mV	
TCV _{OSOB}	Average Input Offset Voltage Drift	_	+6	-	μV/°C	
V _{CMOB}	Common-Mode Input Voltage Range	0.5	-	Vdd - 1.0	V	
R _{OUTOB}	Output Resistance					
	Power = Low	_	1	_	Ω	
	Power = High	_	1	_	Ω	
V _{OHIGHOB}	High Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	0.5 x Vdd + 1.0	_	_	V	
	Power = High	0.5 x Vdd + 1.0	_	-	V	
V _{OLOWOB}	Low Output Voltage Swing (Load = 1K ohms to Vdd/2)					
	Power = Low	_	_	0.5 x Vdd - 1.0	V	
	Power = High	-	-	0.5 x Vdd - 1.0	V	
I _{SOB}	Supply Current Including Bias Cell (No Load)					
	Power = Low		0.8	2.0	mA	
	Power = High	_	2.0	4.3	mA	
PSRR _{OB}	Supply Voltage Rejection Ratio	34	64	_	dB	$(0.5 \text{ x Vdd} - 1.0) \le V_{OUT} \le (0.5 \text{ x})$ Vdd + 0.9).

3.3.7 DC Analog Reference Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

The guaranteed specifications are measured through the Analog Continuous Time PSoC blocks. The power levels for AGND refer to the power of the Analog Continuous Time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the Analog Continuous Time PSoC block. Reference control power is high.

Table 3-12. 5V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V
-	AGND = Vdd/2 ^a	Vdd/2 - 0.04	Vdd/2 - 0.01	Vdd/2 + 0.007	V
_	AGND = 2 x BandGap ^a	2 x BG - 0.048	2 x BG - 0.030	2 x BG + 0.024	V
_	AGND = P2[4] (P2[4] = Vdd/2) ^a	P2[4] - 0.011	P2[4]	P2[4] + 0.011	V
_	AGND = BandGap ^a	BG - 0.009	BG + 0.008	BG + 0.016	V
_	AGND = 1.6 x BandGap ^a	1.6 x BG - 0.022	1.6 x BG - 0.010	1.6 x BG + 0.018	V
_	AGND Block to Block Variation (AGND = Vdd/2) ^a	-0.034	0.000	0.034	V
_	RefHi = Vdd/2 + BandGap	Vdd/2 + BG - 0.10	Vdd/2 + BG	Vdd/2 + BG + 0.10	V
_	RefHi = 3 x BandGap	3 x BG - 0.06	3 x BG	3 x BG + 0.06	V
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 1.3V)	2 x BG + P2[6] - 0.113	2 x BG + P2[6] - 0.018	2 x BG + P2[6] + 0.077	V
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	P2[4] + BG - 0.130	P2[4] + BG - 0.016	P2[4] + BG + 0.098	V
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] + P2[6] - 0.133	P2[4] + P2[6] - 0.016	P2[4] + P2[6]+ 0.100	V
_	RefHi = 3.2 x BandGap	3.2 x BG - 0.112	3.2 x BG	3.2 x BG + 0.076	V
_	RefLo = Vdd/2 - BandGap	Vdd/2 - BG - 0.04	Vdd/2 - BG + 0.024	Vdd/2 - BG + 0.04	V
-	RefLo = BandGap	BG - 0.06	BG	BG + 0.06	V
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 1.3V)	2 x BG - P2[6] - 0.084	2 x BG - P2[6] + 0.025	2 x BG - P2[6] + 0.134	V
-	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	P2[4] - BG - 0.056	P2[4] - BG + 0.026	P2[4] - BG + 0.107	V
-	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 1.3V)	P2[4] - P2[6] - 0.057	P2[4] - P2[6] + 0.026	P2[4] - P2[6] + 0.110	V

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is 1.3V \pm 0.02V.

Table 3-13. 3.3V DC Analog Reference Specifications

Symbol	Description	Min	Тур	Max	Units				
BG	Bandgap Voltage Reference	1.28	1.30	1.32	V				
_	$AGND = Vdd/2^a$	Vdd/2 - 0.03	Vdd/2 - 0.01	Vdd/2 + 0.005	V				
_	AGND = 2 x BandGap ^a	Not Allowed		•	-				
_	AGND = P2[4] (P2[4] = Vdd/2)	P2[4] - 0.008	P2[4] + 0.001	P2[4] + 0.009	V				
_	AGND = BandGap ^a	BG - 0.009	BG + 0.005	BG + 0.015	V				
_	AGND = 1.6 x BandGap ^a	1.6 x BG - 0.027	1.6 x BG - 0.010	1.6 x BG + 0.018	V				
_	AGND Column to Column Variation (AGND = Vdd/2) ^a	-0.034	0.000	0.034	V				
_	RefHi = Vdd/2 + BandGap	Not Allowed							
_	RefHi = 3 x BandGap	Not Allowed							
_	RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)	Not Allowed							
_	RefHi = P2[4] + BandGap (P2[4] = Vdd/2)	Not Allowed							
_	RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] + P2[6] - 0.075	P2[4] + P2[6] - 0.009	P2[4] + P2[6] + 0.057	V				
_	RefHi = 3.2 x BandGap	Not Allowed							
_	RefLo = Vdd/2 - BandGap	Not Allowed							
_	RefLo = BandGap	Not Allowed							
_	RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)	Not Allowed							
_	RefLo = P2[4] - BandGap (P2[4] = Vdd/2)	Not Allowed							
_	RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)	P2[4] - P2[6] - 0.048	P2[4]- P2[6] + 0.022	P2[4] - P2[6] + 0.092	٧				

a. AGND tolerance includes the offsets of the local buffer in the PSoC block. Bandgap voltage is $1.3V \pm 0.02V$.

3.3.8 DC Analog PSoC Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-14. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor Unit Value (Continuous Time)	_	12.2	_	kΩ	
C _{SC}	Capacitor Unit Value (Switched Capacitor)	-	80	-	fF	

3.3.9 DC POR and LVD Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V or 3.3V at 25°C and are for design guidance only.

Note The bits PORLEV and VM in the table below refer to bits in the VLT_CR register. See the *PSoC Mixed-Signal Array Technical Reference Manual* for more information on the VLT_CR register.

Table 3-15. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
	Vdd Value for PPOR Trip (positive ramp)					
V_{PPOR0R}	PORLEV[1:0] = 00b		2.91		V	
V_{PPOR1R}	PORLEV[1:0] = 01b	_	4.39	_	V	
V_{PPOR2R}	PORLEV[1:0] = 10b		4.55		V	
	Vdd Value for PPOR Trip (negative ramp)					
V_{PPOR0}	PORLEV[1:0] = 00b		2.82		V	
V_{PPOR1}	PORLEV[1:0] = 01b	_	4.39	_	V	
V_{PPOR2}	PORLEV[1:0] = 10b		4.55		V	
	PPOR Hysteresis					
V_{PH0}	PORLEV[1:0] = 00b	_	92	_	mV	
V_{PH1}	PORLEV[1:0] = 01b	_	0	_	mV	
V_{PH2}	PORLEV[1:0] = 10b	-	0	-	mV	
	Vdd Value for LVD Trip					
V_{LVD0}	VM[2:0] = 000b	2.86	2.92	2.98 ^a	V	
V_{LVD1}	VM[2:0] = 001b	2.96	3.02	3.08	V	
V_{LVD2}	VM[2:0] = 010b	3.07	3.13	3.20	V	
V_{LVD3}	VM[2:0] = 011b	3.92	4.00	4.08	V	
V_{LVD4}	VM[2:0] = 100b	4.39	4.48	4.57	V	
V_{LVD5}	VM[2:0] = 101b	4.55	4.64	4.74 ^b	V	
V_{LVD6}	VM[2:0] = 110b	4.63	4.73	4.82	V	
V_{LVD7}	VM[2:0] = 111b	4.72	4.81	4.91	V	

a. Always greater than 50 mV above PPOR (PORLEV = 00) for falling supply.

b. Always greater than 50 mV above PPOR (PORLEV = 10) for falling supply.

3.3.10 DC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-16. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
I _{DDP}	Supply Current During Programming or Verify	_	15	30	mA	
V _{ILP}	Input Low Voltage During Programming or Verify	-	-	0.8	V	
V _{IHP}	Input High Voltage During Programming or Verify	2.1	-	_	V	
I _{ILP}	Input Current when Applying Vilp to P1[0] or P1[1] During Programming or Verify	-	-	0.2	mA	Driving internal pull-down resistor.
I _{IHP}	Input Current when Applying Vihp to P1[0] or P1[1] During Programming or Verify	-	-	1.5	mA	Driving internal pull-down resistor.
V _{OLV}	Output Low Voltage During Programming or Verify	-	-	Vss + 0.75	V	
V _{OHV}	Output High Voltage During Programming or Verify	Vdd - 1.0	_	Vdd	V	
Flash _{ENPB}	Flash Endurance (per block)	50,000	-	-	_	Erase/write cycles per block.
Flash _{ENT}	Flash Endurance (total) ^a	1,800,000	-	-	-	Erase/write cycles.
Flash _{DR}	Flash Data Retention	10	-	-	Years	

a. A maximum of 36 x 50,000 block endurance cycles is allowed. This may be balanced between operations on 36x1 blocks of 50,000 maximum cycles each, 36x2 blocks of 25,000 maximum cycles each, or 36x4 blocks of 12,500 maximum cycles each (to limit the total number of cycles to 36x50,000 and that no single block ever sees more than 50,000 cycles).

For the full industrial range, the user must employ a temperature sensor user module (FlashTemp) and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 at http://www.cypress.com under Application Notes for more information.

3.4 AC Electrical Characteristics

3.4.1 AC Chip-Level Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-17. AC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{IMO245V}	Internal Main Oscillator Frequency for 24 MHz (5V)	23.04	24	24.96 ^{a,b}	MHz	Trimmed for 5V operation using factory trim values.
F _{IMO243V}	Internal Main Oscillator Frequency for 24 MHz (3.3V)	22.08	24	25.92 ^{b,c}	MHz	Trimmed for 3.3V operation using factory trim values.
F _{IMOUSB5V}	Internal Main Oscillator Frequency with USB (5V) Frequency locking enabled and USB traffic present.	23.94	24	24.06 ^b	MHz	$-10^{\circ}C \le T_{A} \le 85^{\circ}C$ $4.35 \le Vdd \le 5.15$
F _{IMOUSB3V}	Internal Main Oscillator Frequency with USB (3.3V) Frequency locking enabled and USB traffic present.	23.94	24	24.06 ^b	MHz	$-0^{\circ}C \le T_{A} \le 70^{\circ}C$ 3.15 $\le Vdd \le 3.45$
F _{CPU1}	CPU Frequency (5V Nominal)	0.93	24	24.96 ^{a,b}	MHz	
F _{CPU2}	CPU Frequency (3.3V Nominal)	0.93	12	12.96 ^{b,c}	MHz	
F _{BLK5}	Digital PSoC Block Frequency (5V Nominal)	0	48	49.92 ^{a,b,d}	MHz	Refer to the AC Digital Block Specifications.
F _{BLK3}	Digital PSoC Block Frequency (3.3V Nominal)	0	24	25.92 ^{b, d}	MHz	
F _{32K1}	Internal Low Speed Oscillator Frequency	15	32	64	kHz	
Jitter32k	32 kHz Period Jitter	-	100		ns	
Step24M	24 MHz Trim Step Size	-	50	-	kHz	
Fout48M	48 MHz Output Frequency	46.08	48.0	49.92 ^{a,c}	MHz	Trimmed. Utilizing factory trim values.
Jitter24M1	24 MHz Period Jitter (IMO) Peak-to-Peak	-	300		ps	
F _{MAX}	Maximum frequency of signal on row input or row output.	-	_	12.96	MHz	
T _{RAMP}	Supply Ramp Time	0	-	-	μS	

a. 4.75V < Vdd < 5.25V.

Figure 3-2. 24 MHz Period Jitter (IMO) Timing Diagram



b. Accuracy derived from Internal Main Oscillator with appropriate trim for Vdd range.

c. 3.0V < Vdd < 3.6V. See Application Note AN2012 "Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation" for information on trimming for operation at 3.3V.

d. See the individual user module data sheets for information on maximum frequencies for user modules.


3.4.2 AC General Purpose IO Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-18. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO Operating Frequency	0	_	12	MHz	Normal Strong Mode
TRiseF	Rise Time, Normal Strong Mode, Cload = 50 pF	3	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TFallF	Fall Time, Normal Strong Mode, Cload = 50 pF	2	-	18	ns	Vdd = 4.5 to 5.25V, 10% - 90%
TRiseS	Rise Time, Slow Strong Mode, Cload = 50 pF	10	27	_	ns	Vdd = 3 to 5.25V, 10% - 90%
TFallS	Fall Time, Slow Strong Mode, Cload = 50 pF	10	22	_	ns	Vdd = 3 to 5.25V, 10% - 90%

Figure 3-3. GPIO Timing Diagram



3.4.3 AC Full-Speed USB Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-10^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-10^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-19. AC Full-Speed (12 Mbps) USB Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RFS}	Transition Rise Time	4	_	20	ns	For 50 pF load.
T _{FSS}	Transition Fall Time	4	_	20	ns	For 50 pF load.
T _{RFMFS}	Rise/Fall Time Matching: (T _R /T _F)	90	_	111	%	For 50 pF load.
T _{DRATEFS}	Full-Speed Data Rate	12 - 0.25%	12	12 + 0.25%	Mbps	

3.4.4 AC Operational Amplifier Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the Analog Continuous Time PSoC block.

Power = High and Opamp Bias = High is not supported at 3.3V.

Table 3-20. 5V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	-	3.9	μS	
	Power = Medium, Opamp Bias = High	_	-	0.72	μS	
	Power = High, Opamp Bias = High	_	-	0.62	μS	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	_	-	5.9	μS	
	Power = Medium, Opamp Bias = High	_	-	0.92	μS	
	Power = High, Opamp Bias = High	_	_	0.72	μS	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.15	-	-	V/μs	
	Power = Medium, Opamp Bias = High	1.7	-	-	V/μs	
	Power = High, Opamp Bias = High	6.5	-	-	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.01	-	-	V/μs	
	Power = Medium, Opamp Bias = High	0.5	-	-	V/μs	
	Power = High, Opamp Bias = High	4.0	_	-	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.75	_	_	MHz	
	Power = Medium, Opamp Bias = High	3.1	_	-	MHz	
	Power = High, Opamp Bias = High	5.4	_	_	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

Table 3-21. 3.3V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROA}	Rising Settling Time from 80% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	_	3.92	μS	
	Power = Medium, Opamp Bias = High	-	_	0.72	μS	
T _{SOA}	Falling Settling Time from 20% of ΔV to 0.1% of ΔV (10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	-	_	5.41	μS	
	Power = Medium, Opamp Bias = High	-	_	0.72	μS	
SR _{ROA}	Rising Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.31	_	-	V/μs	
	Power = Medium, Opamp Bias = High	2.7	_	-	V/μs	
SR _{FOA}	Falling Slew Rate (20% to 80%)(10 pF load, Unity Gain)					
	Power = Low, Opamp Bias = Low	0.24	_	-	V/μs	
	Power = Medium, Opamp Bias = High	1.8	_	-	V/μs	
BW _{OA}	Gain Bandwidth Product					
	Power = Low, Opamp Bias = Low	0.67	_	_	MHz	
	Power = Medium, Opamp Bias = High	2.8	_	-	MHz	
E _{NOA}	Noise at 1 kHz (Power = Medium, Opamp Bias = High)	-	100	-	nV/rt-Hz	

When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1k resistance and the external capacitor.




Figure 3-4. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 3-5. Typical Opamp Noise

3.4.5 AC Low Power Comparator Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, 3.0V to 3.6V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, or 2.4V to 3.0V and $-40^{\circ}C \le T_{A} \le 85^{\circ}C$, respectively. Typical parameters apply to 5V at $25^{\circ}C$ and are for design guidance only.

Table 3-22. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RLPC}	LPC response time	-	-	50	μS	≥ 50 mV overdrive comparator reference set
						within V _{REFLPC} .

3.4.6 AC Digital Block Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-23. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
Timer	Capture Pulse Width	50 ^a	_	-	ns	
	Maximum Frequency, No Capture	-	_	49.92	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, With Capture	-	_	25.92	MHz	
Counter	Enable Pulse Width	50 ^a	_	-	ns	
	Maximum Frequency, No Enable Input	-	_	49.92	MHz	4.75V < Vdd < 5.25V.
	Maximum Frequency, Enable Input	-	_	25.92	MHz	
Dead Band	Kill Pulse Width:					
	Asynchronous Restart Mode	20	-	-	ns	
	Synchronous Restart Mode	50 ^a	_	-	ns	
	Disable Mode	50 ^a	-	-	ns	
	Maximum Frequency	_	_	49.92	MHz	4.75V < Vdd < 5.25V.
CRCPRS (PRS Mode)	Maximum Input Clock Frequency	_	-	49.92	MHz	4.75V < Vdd < 5.25V.
CRCPRS (CRC Mode)	Maximum Input Clock Frequency	-	-	24.6	MHz	
SPIM	Maximum Input Clock Frequency	-	-	8.2	MHz	Maximum data rate at 4.1 MHz due to 2 x over clocking.
SPIS	Maximum Input Clock Frequency	-	_	4.1	MHz	
	Width of SS_ Negated Between Transmissions	50 ^a	-	-	ns	
Transmitter	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.
Receiver	Maximum Input Clock Frequency	-	-	24.6	MHz	Maximum data rate at 3.08 MHz due to 8 x over clocking.

a. 50 ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

3.4.7 AC External Clock Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and -40°C \leq T_A \leq 85°C, or 3.0V to 3.6V and -40°C \leq T_A \leq 85°C, respectively. Typical parameters apply to 5V and 3.3V at 25°C and are for design guidance only.

Table 3-24. AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{OSCEXT}	Frequency for USB Applications	23.94	24	24.06	MHz	
-	Duty Cycle	47	50	53	%	
_	Power up to IMO Switch	150	-	-	μS	

3.4.8 AC Analog Output Buffer Specifications

The following tables list guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-25. 5V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	_	-	2.5	μS	
	Power = High	-	-	2.5	μS	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	_	-	2.2	μS	
	Power = High	_	-	2.2	μS	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.65	_	_	V/μs	
	Power = High	0.65	_	_	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.65	_	_	V/μs	
	Power = High	0.65	_	_	V/μs	
BW _{OBSS}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.8	_	_	MHz	
	Power = High	0.8	-	-	MHz	
BW _{OBLS}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	300	_	_	kHz	
	Power = High	300	-	_	kHz	

Table 3-26. 3.3V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{ROB}	Rising Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	3.8	μS	
	Power = High	-	-	3.8	μS	
T _{SOB}	Falling Settling Time to 0.1%, 1V Step, 100pF Load					
	Power = Low	-	-	2.6	μS	
	Power = High	-	-	2.6	μS	
SR _{ROB}	Rising Slew Rate (20% to 80%), 1V Step, 100pF Load					
	Power = Low	0.5	-	_	V/μs	
	Power = High	0.5	-	_	V/μs	
SR _{FOB}	Falling Slew Rate (80% to 20%), 1V Step, 100pF Load					
	Power = Low	0.5	-	_	V/μs	
	Power = High	0.5	-	_	V/μs	
BW_{OBSS}	Small Signal Bandwidth, 20mV _{pp} , 3dB BW, 100pF Load					
	Power = Low	0.7	-	_	MHz	
	Power = High	0.7	-	_	MHz	
BW _{OBLS}	Large Signal Bandwidth, 1V _{pp} , 3dB BW, 100pF Load					
	Power = Low	200	-	_	kHz	
	Power = High	200	_	_	kHz	

3.4.9 AC Programming Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-27. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
T _{RSCLK}	Rise Time of SCLK	1	_	20	ns	
T _{FSCLK}	Fall Time of SCLK	1	-	20	ns	
T _{SSCLK}	Data Set up Time to Falling Edge of SCLK	40	-	-	ns	
T _{HSCLK}	Data Hold Time from Falling Edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
T _{ERASEB}	Flash Erase Time (Block)	-	10	-	ms	
T _{WRITE}	Flash Block Write Time	_	30	_	ms	
T _{DSCLK}	Data Out Delay from Falling Edge of SCLK	_	_	45	ns	Vdd > 3.6
T _{DSCLK3}	Data Out Delay from Falling Edge of SCLK	-	_	50	ns	$3.0 \le Vdd \le 3.6$


3.4.10 AC I²C Specifications

The following table lists guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75V to 5.25V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, or 3.0V to 3.6V and $-40^{\circ}C \le T_A \le 85^{\circ}C$, respectively. Typical parameters apply to 5V and 3.3V at $25^{\circ}C$ and are for design guidance only.

Table 3-28. AC Characteristics of the I²C SDA and SCL Pins for Vdd

		Standa	rd Mode	Fast	Mode		
Symbol	Description	Min	Max	Min	Max	Units	Notes
F _{SCLI2C}	SCL Clock Frequency	0	100	0	400	kHz	
T _{HDSTAI2C}	Hold Time (repeated) START Condition. After this period, the first clock pulse is generated.		_	0.6	-	μS	
T _{LOWI2C}	LOW Period of the SCL Clock	4.7	_	1.3	-	μS	
T _{HIGHI2C}	HIGH Period of the SCL Clock	4.0	_	0.6	-	μS	
T _{SUSTAI2C}	Set-up Time for a Repeated START Condition	4.7	_	0.6	-	μS	
T _{HDDATI2C}	Data Hold Time	0	_	0	-	μS	
T _{SUDATI2C}	Data Set-up Time	250	-	100 ^a	-	ns	
T _{SUSTOI2C}	Set-up Time for STOP Condition	4.0	_	0.6	-	μS	
T _{BUFI2C}	Bus Free Time Between a STOP and START Condition	4.7	-	1.3	-	μS	
T _{SPI2C}	Pulse Width of spikes are suppressed by the input filter.	_	-	0	50	ns	

a. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SU:DAT} ≥ 250 ns must then be met. This will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SU:DAT} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



4. Packaging Information




This chapter illustrates the package specification for the CY8C24x94 PSoC devices, along with the thermal impedance for the package and solder reflow peak temperatures.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the document titled *PSoC Emulator Pod Dimensions* at http://www.cypress.com/design/MR10161.

4.1 Packaging Dimensions

Figure 4-1. 56-Lead (8x8 mm) QFN



NOTES:

- 1. M HATCH AREA IS SOLDERABLE EXPOSED METAL.
- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.162g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF56A	STANDARD
LY56A	PB-FREE

001-12921 **

TOP VIEW SIDE VIEW BOTTOM VIEW 8.10[0.319] △ 0.08 C 7.70[0.303] 7.80[0.307] 0.9[0.035] MAX-0.25[0.009] MIN. 0.70[0.028] MAX--PIN1 ID 0.20 R. -0.80[0.031] DIA -0.2[0.008] REF -0.45[0.017] .50[0.255] REF SOLDERABLE **EXPOSED** PAD 0.40[0.015] 0.50[0.020] -SEATING PLANE 6.50[0.255] REF NOTES: 1. WHATCH IS SOLDERABLE EXPOSED PAD.

Figure 4-2. 68-Lead (8x8 mm x 0.89 mm) QFN

- 2. REFERENCE JEDEC#: MO-220
- 3. PACKAGE WEIGHT: 0.17g
- 4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
- 5. PACKAGE CODE

PART#	DESCRIPTION
LF68	STANDARD
LY68	PB-FREE

NOTE: EXPOSED PAD DIMENSION VARIES BY LEADFRAME CAVITY (PADDLE) SIZE

51-85214 *C

Important Note For information on the preferred dimensions for mounting QFN packages, see the following Application Note at http://www.amkor.com/products/notes_papers/MLFAppNote.pdf.

Important Note Pinned vias for thermal conduction are not required for the low-power PSoC device.

Figure 4-3. 100-Ball (6x6 mm) VFBGA





Figure 4-4. 100-Lead (14x14 x 1.4 mm) TQFP



4.2 Thermal Impedance

Table 4-1. Thermal Impedance for the Package

Package	Typical θ _{JA} *
56 QFN**	12.93 °C/W
68 QFN**	13.05 °C/W
100 VFBGA	65 °C/W

^{*} $T_J = T_A + POWER \times \theta_{JA}$

4.3 Solder Reflow Peak Temperature

Following is the minimum solder reflow peak temperature to achieve good solderability.

Table 4-2. Solder Reflow Peak Temperature

Package	Minimum Peak Temperature*	Maximum Peak Temperature
56 QFN	240°C	260°C
68 QFN	240°C	260°C
100 VFBGA	240°C	260°C

^{*}Higher temperatures may be required based on the solder melting point. Typical temperatures for solder are $220 \pm 5^{\circ}$ C with Sn-Pb or $245 \pm 5^{\circ}$ C with Sn-Ag-Cu paste. Refer to the solder manufacturer specifications.

 $^{^{\}star\star}$ To achieve the thermal impedance specified for the QFN package, the center thermal pad should be soldered to the PCB ground plane.

5. Development Tool Selection



This chapter presents the development tools available for all current PSoC device families including the CY8C24x94 family.

5.1 Software

5.1.1 PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer. Utilized by thousands of PSoC developers, this robust software has been facilitating PSoC designs for half a decade. PSoC Designer is available free of charge at http://www.cypress.com under DESIGN RESOURCES >> Software and Drivers.

5.1.2 PSoC Express™

As the newest addition to the PSoC development software suite, PSoC Express is the first visual embedded system design tool that allows a user to create an entire PSoC project and generate a schematic, BOM, and data sheet without writing a single line of code. Users work directly with application objects such as LEDs, switches, sensors, and fans. PSoC Express is available free of charge at http://www.cypress.com/psocex-press.

5.1.3 PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free ofcharge at http://www.cypress.com/psocprogrammer.

5.1.4 CY3202-C iMAGEcraft C Compiler

CY3202 is the optional upgrade to PSoC Designer that enables the iMAGEcraft C compiler. It can be purchased from the Cypress Online Store. At http://www.cypress.com, click the Online Store shopping cart icon at the bottom of the web page, and click PSoC (Programmable System-on-Chip) to view a current list of available items..

5.2 Development Kits

All development kits can be purchased from the Cypress Online Store.

5.2.1 CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the content of specific memory locations. Advance emulation features also supported through PSoC Designer. The kit includes:

- PSoC Designer Software CD
- ICE-Cube In-Circuit Emulator
- ICE Flex-Pod for CY8C29x66 Family
- Cat-5 Adapter
- Mini-Eval Programming Board
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- iMAGEcraft C Compiler (Registration Required)
- ISSP Cable
- USB 2.0 Cable and Blue Cat-5 Cable
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

5.2.2 CY3210-ExpressDK PSoC Express Development Kit

The CY3210-ExpressDK is for advanced prototyping and development with PSoC Express (may be used with ICE-Cube In-Circuit Emulator). It provides access to I²C buses, voltage reference, switches, upgradeable modules and more. The kit includes:

- PSoC Express Software CD
- **Express Development Board**
- 4 Fan Modules
- 2 Proto Modules
- MiniProg In-System Serial Programmer
- MiniEval PCB Evaluation Board
- Jumper Wire Kit
- USB 2.0 Cable
- Serial Cable (DB9)
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- 2 CY8C24423A-24PXI 28-PDIP Chip Samples
- 2 CY8C27443-24PXI 28-PDIP Chip Samples
- 2 CY8C29466-24PXI 28-PDIP Chip Samples

5.3 Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

5.3.1 CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg Programming Unit
- MiniEval Socket Programming and Evaluation Board
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample
- 28-Pin CY8C27443-24PXI PDIP PSoC Device Sample
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

5.3.2 CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, and plenty of bread-boarding space to meet all of your evaluation needs. The kit includes:

- **■** Evaluation Board with LCD Module
- **■** MiniProg Programming Unit
- 28-Pin CY8C29466-24PXI PDIP PSoC Device Sample (2)
- PSoC Designer Software CD
- **■** Getting Started Guide
- USB 2.0 Cable

5.3.3 CY3214-PSoCEvalUSB

The CY3214-PSoCEvalUSB evaluation kit features a development board for the CY8C24794-24LFXI PSoC device. Special features of the board include both USB and capacitive sensing development and debugging support. This evaluation board also includes an LCD module, potentiometer, LEDs, an enunciator and plenty of bread boarding space to meet all of your evaluation needs. The kit includes:

- PSoCEvalUSB Board
- LCD Module
- **■** MIniProg Programming Unit
- Mini USB Cable
- PSoC Designer and Example Projects CD
- Getting Started Guide
- Wire Pack

5.4 Device Programmers

All device programmers can be purchased from the Cypress Online Store.

5.4.1 CY3216 Modular Programmer

The CY3216 Modular Programmer kit features a modular programmer and the MiniProg1 programming unit. The modular programmer includes three programming module cards and supports multiple Cypress products. The kit includes:

- **Modular Programmer Base**
- 3 Programming Module Cards
- **■** MiniProg Programming Unit
- PSoC Designer Software CD
- Getting Started Guide
- USB 2.0 Cable

5.4.2 CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.

Note: CY3207ISSP needs special software and is not compatible with PSoC Programmer. The kit includes:

- **CY3207 Programmer Unit**
- PSoC ISSP Software CD
- 110 ~ 240V Power Supply, Euro-Plug Adapter
- USB 2.0 Cable

5.5 Accessories (Emulation and Programming)

Table 5-1. Emulation and Programming Accessories

Part #	Pin Package	Flex-Pod Kit ^a	Foot Kit ^b	Adapter ^c
CY8C24794 -24LFXI	56 QFN	CY3250- 24X94QFN	CY3250- 56QFN-FK	AS-56-28
CY8C24894 -24LFXI	56 QFN	CY3250- 24X94QFN	CY3250- 56QFN-FK	AS-28-28-02SS- 6ENG-GANG

- a. Flex-Pod kit includes a practice flex-pod and a practice PCB, in addition to two flex-pods.
- b. Foot kit includes surface mount feet that can be soldered to the target PCB.
- c. Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.

5.6 3rd-Party Tools

Several tools have been specially designed by the following 3rd-party vendors to accompany PSoC devices during development and production. Specific details for each of these tools can be found at http://www.cypress.com under DESIGN RESOURCES >> Evaluation Boards.

5.7 Build a PSoC Emulator into Your Board

For details on how to emulate your circuit before going to volume production using an on-chip debug (OCD) non-production PSoC device, see Application Note "Debugging - Build a PSoC Emulator into Your Board - AN2323" at http://www.cypress.com/an2323.

6. Ordering Information




The following table lists the CY8C24x94 PSoC device's key package features and ordering codes.

Table 6-1. CY8C24x94 PSoC Device's Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital IO Pins	Analog Inputs	Analog Outputs	XRES Pin
56 Pin (8x8 mm) QFN	CY8C24794-24LFXI	16K	1K	-40C to +85C	4	6	50	48	2	No
56 Pin (8x8 mm) QFN (Tape and Reel)	CY8C24794-24LFXIT	16K	1K	-40C to +85C	4	6	50	48	2	No
56 Pin (8x8 mm) QFN	CY8C24894-24LFXI	16K	1K	-40C to +85C	4	6	49	47	2	Yes
56 Pin (8x8 mm) QFN (Tape and Reel)	CY8C24894-24LFXIT	16K	1K	-40C to +85C	4	6	49	47	2	Yes
68 Pin OCD (8x8 mm) QFN ^a	CY8C24094-24LFXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes
68 Pin (8x8 mm) QFN	CY8C24994-24LFXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes
68 Pin (8x8 mm) QFN (Tape and Reel)	CY8C24994-24LFXIT	16K	1K	-40C to +85C	4	6	56	48	2	Yes
100 Ball OCD (6x6 mm) VFBGA ^a	CY8C24094-24BVXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes
100 Ball (6x6 mm) VFBGA	CY8C24994-24BVXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes
100 Pin OCD TQFP ^a	CY8C24094-24AXI	16K	1K	-40C to +85C	4	6	56	48	2	Yes

a. This part may be used for in-circuit debugging. It is NOT available for production.

6.1 Ordering Code Definitions



7. Sales and Company Information



To obtain information about Cypress Semiconductor or PSoC sales and technical support, reference the following information.

Cypress Semiconductor

198 Champion Court San Jose, CA 95134 408.943.2600

Web Sites: Company Information - http://www.cypress.com

Sales - http://www.cypress.com/aboutus/sales_locations.cfm

Technical Support - http://www.cypress.com/support/login.cfm

7.1 Revision History

Table 6-1. CY8C24x94 Data Sheet Revision History

Revision	ECN#	Issue Date	Origin of Change	Description of Change
**	133189	01.27.2004	NWJ	New silicon and new document – Advance Data Sheet.
*A	251672	See ECN	SFV	First Preliminary Data Sheet. Changed title to encompass only the CY8C24794 because the CY8C24494 and CY8C24694 are not being offered by Cypress MicroSystems.
*B	289742	See ECN	НМТ	Add standard DS items from SFV memo. Add Analog Input Mux on pinouts. 2 MACs. Change 512 bytes of SRAM to 1K. Add dimension key to package. Remove HAPI. Update diagrams, registers and specs.
*C	335236	See ECN	НМТ	Add CY logo. Update CY copyright. Update new CY.com URLs. Re-add ISSP programming pinout notation. Add Reflow Temp. table. Update features (MAC, Oscillator, and voltage range), registers (INT_CLR2/MSK2, second MAC), and specs. (Rext, IMO, analog output buffer).
*D	344318	See ECN	HMT	Add new color and logo. Expand analog arch. diagram. Fix IO #. Update Electrical Specifications.
*E	346774	See ECN	НМТ	Add USB temperature specifications. Make data sheet Final.
*F	349566	See ECN	HMT	Remove USB logo. Add URL to preferred dimensions for mounting MLF packages.
*G	393164	See ECN	НМТ	Add new device, CY8C24894 56-pin MLF with XRES pin. Add Fimousb3v char. to specs. Upgrade to CY Perform logo and update corporate address and copyright.
*H	469243	See ECN	НМТ	Add ISSP note to pinout tables. Update typical and recommended Storage Temperature per industrial specs. Update Low Output Level maximum IOL budget. Add FLS_PR1 to Register Map Bank 1 for users to specify which Flash bank should be used for SROM operations. Add two new devices for a 68-pin QFN and 100-ball VFBGA under RPNs: CY8C24094 and CY8C24994. Add two packages for 68-pin QFN. Add OCD non-production pinouts and package diagrams. Update CY branding and QFN convention. Add new Dev. Tool section. Update copyright and trademarks.
*	561158	See ECN	НМТ	Add Low Power Comparator (LPC) AC/DC electrical spec. tables. Add CY8C20x34 to PSoC Device Characteristics table. Add detailed dimensions to 56-pin QFN package diagram and update revision. Secure one package diagram/manufacturing per QFN. Update emulation pod/feet kit part numbers. Fix pinout type-o per TestTrack.
*J	728238	See ECN	НМТ	Add CapSense SNR requirement reference. Update figure standards. Update Technical Training paragraphs. Add QFN package clarifications and dimensions. Update ECN-ed Amkor dimensioned QFN package diagram revisions. Reword SNR reference. Add new 56-pin QFN spec.

7.2 Copyrights and Code Protection

© Cypress Semiconductor Corporation. 2004-2007. All rights reserved. PSoC Designer™, Programmable System-on-Chip™, and PSoC Express™ are trademarks and PSoC® is a registered trademark of Cypress Semiconductor Corp. All other trademarks or registered trademarks referenced herein are property of the respective corporations

The information contained herein is subject to change without notice. Cypress Semiconductor assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. Cypress Semiconductor products are not warranted nor intended to be used for medical, life-support, life-saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress Semiconductor.

Note the following details of the Flash code protection features on Cypress Semiconductor PSoC devices.

Cypress Semiconductor products meet the specifications contained in their particular Cypress Semiconductor Data Sheets. Cypress Semiconductor believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress Semiconductor, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress Semiconductor nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable." Cypress Semiconductor is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress Semiconductor are committed to continuously improving the code protection features of our products.